Nai-Jia Dong, Hsiang-Yun Cheng, Chia-Lin Yang, Bo-Rong Lin, Hsiang-Pang Li
{"title":"通过In-PM混合日志记录高效和原子持久的持久内存","authors":"Nai-Jia Dong, Hsiang-Yun Cheng, Chia-Lin Yang, Bo-Rong Lin, Hsiang-Pang Li","doi":"10.1109/NVMSA56066.2022.00010","DOIUrl":null,"url":null,"abstract":"Persistent memory (PM) is promising as it offers comparable performance to DRAM with the durable property of storage devices. It has become a real-world solution with the release of Intel Optane DIMM. The key challenge for PM is to support atomic durability efficiently. In this paper, we propose the first hardware logging mechanism based on two features of Optane DIMM, persistent write pending queue (WPQ) and the DIMM controller. We leverage the persistent WPQ to serve as a redo-log area and augment the DIMM controller to support in-PM undo logging without inducing extra bus traffic. The results show our mechanism is practical yet effective, achieving 59.1% higher throughput than the state-of-the-art logging mechanism.","PeriodicalId":185204,"journal":{"name":"2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","volume":"85 9","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Efficient and Atomic-Durable Persistent Memory through In-PM Hybrid Logging\",\"authors\":\"Nai-Jia Dong, Hsiang-Yun Cheng, Chia-Lin Yang, Bo-Rong Lin, Hsiang-Pang Li\",\"doi\":\"10.1109/NVMSA56066.2022.00010\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Persistent memory (PM) is promising as it offers comparable performance to DRAM with the durable property of storage devices. It has become a real-world solution with the release of Intel Optane DIMM. The key challenge for PM is to support atomic durability efficiently. In this paper, we propose the first hardware logging mechanism based on two features of Optane DIMM, persistent write pending queue (WPQ) and the DIMM controller. We leverage the persistent WPQ to serve as a redo-log area and augment the DIMM controller to support in-PM undo logging without inducing extra bus traffic. The results show our mechanism is practical yet effective, achieving 59.1% higher throughput than the state-of-the-art logging mechanism.\",\"PeriodicalId\":185204,\"journal\":{\"name\":\"2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)\",\"volume\":\"85 9\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NVMSA56066.2022.00010\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMSA56066.2022.00010","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Efficient and Atomic-Durable Persistent Memory through In-PM Hybrid Logging
Persistent memory (PM) is promising as it offers comparable performance to DRAM with the durable property of storage devices. It has become a real-world solution with the release of Intel Optane DIMM. The key challenge for PM is to support atomic durability efficiently. In this paper, we propose the first hardware logging mechanism based on two features of Optane DIMM, persistent write pending queue (WPQ) and the DIMM controller. We leverage the persistent WPQ to serve as a redo-log area and augment the DIMM controller to support in-PM undo logging without inducing extra bus traffic. The results show our mechanism is practical yet effective, achieving 59.1% higher throughput than the state-of-the-art logging mechanism.