嵌入式并行微处理器性能预测的综合分析模型

2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04. Pub Date : 2004-12-08 DOI:10.1109/ICIT.2004.1490775

M. Olivieri, M. Scarana

{"title":"嵌入式并行微处理器性能预测的综合分析模型","authors":"M. Olivieri, M. Scarana","doi":"10.1109/ICIT.2004.1490775","DOIUrl":null,"url":null,"abstract":"This paper presents an analytical model for the early performance prediction of VLSI microprocessor cores. The model involves a wide set of architecture parameters (including data on memory hierarchy data, branch prediction and pipeline organization) and instruction level parameters as well as statistical information obtained from an ad-hoc version of the SimpleScalar toolset. The model validation against cycle accurate simulation shows a very good fitting.","PeriodicalId":136064,"journal":{"name":"2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04.","volume":"314 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A comprehensive analytical model for embedded parallel microprocessors performance prediction\",\"authors\":\"M. Olivieri, M. Scarana\",\"doi\":\"10.1109/ICIT.2004.1490775\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an analytical model for the early performance prediction of VLSI microprocessor cores. The model involves a wide set of architecture parameters (including data on memory hierarchy data, branch prediction and pipeline organization) and instruction level parameters as well as statistical information obtained from an ad-hoc version of the SimpleScalar toolset. The model validation against cycle accurate simulation shows a very good fitting.\",\"PeriodicalId\":136064,\"journal\":{\"name\":\"2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04.\",\"volume\":\"314 \",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-12-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIT.2004.1490775\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIT.2004.1490775","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一个用于超大规模集成电路微处理器内核早期性能预测的分析模型。该模型涉及一组广泛的体系结构参数(包括内存层次数据、分支预测和管道组织的数据)和指令级参数，以及从SimpleScalar工具集的特别版本获得的统计信息。通过周期精确仿真验证了模型的拟合效果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A comprehensive analytical model for embedded parallel microprocessors performance prediction

This paper presents an analytical model for the early performance prediction of VLSI microprocessor cores. The model involves a wide set of architecture parameters (including data on memory hierarchy data, branch prediction and pipeline organization) and instruction level parameters as well as statistical information obtained from an ad-hoc version of the SimpleScalar toolset. The model validation against cycle accurate simulation shows a very good fitting.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04.

自引率

0.00%

发文量