具有专为测试而设计功能的1Mb CMOS DRAM

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1986.1156947

J. Neal, B. Holland, S. Inoue, W. Loh, H. McAdams, Kenneth A. Poteet

{"title":"具有专为测试而设计功能的1Mb CMOS DRAM","authors":"J. Neal, B. Holland, S. Inoue, W. Loh, H. McAdams, Kenneth A. Poteet","doi":"10.1109/ISSCC.1986.1156947","DOIUrl":null,"url":null,"abstract":"A mask programmable 1Mb CMOS DRAM family has been developed featuring design-for-test functions which allow the memory to reconfigured as an 8b parallel 128Kb organization to reduce test time. With a 1μm twin-well CMOS technology and a contactless trench cell, the chip measures 49mm2.","PeriodicalId":440688,"journal":{"name":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"A 1Mb CMOS DRAM with design-for-test functions\",\"authors\":\"J. Neal, B. Holland, S. Inoue, W. Loh, H. McAdams, Kenneth A. Poteet\",\"doi\":\"10.1109/ISSCC.1986.1156947\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A mask programmable 1Mb CMOS DRAM family has been developed featuring design-for-test functions which allow the memory to reconfigured as an 8b parallel 128Kb organization to reduce test time. With a 1μm twin-well CMOS technology and a contactless trench cell, the chip measures 49mm2.\",\"PeriodicalId\":440688,\"journal\":{\"name\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1986.1156947\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1986.1156947","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 13

摘要

一个掩模可编程的1Mb CMOS DRAM系列已经开发出来，具有专为测试而设计的功能，允许内存重新配置为8b并行128Kb组织，以减少测试时间。该芯片采用1μm双孔CMOS技术和非接触式沟槽电池，尺寸为49mm2。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1Mb CMOS DRAM with design-for-test functions

A mask programmable 1Mb CMOS DRAM family has been developed featuring design-for-test functions which allow the memory to reconfigured as an 8b parallel 128Kb organization to reduce test time. With a 1μm twin-well CMOS technology and a contactless trench cell, the chip measures 49mm2.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量