Md Jubaer Hossain Pantho, Pankaj Bhowmik, C. Bobda
{"title":"具有视觉注意的神经形态智能图像传感器的像素并行结构","authors":"Md Jubaer Hossain Pantho, Pankaj Bhowmik, C. Bobda","doi":"10.1109/ISVLSI.2018.00053","DOIUrl":null,"url":null,"abstract":"Power reduction and speedup of computer vision designs remain of high interest as image resolutions continue to increase. Neuromorphic-circuits, emulating the behavior of the nervous system, aspire to achieve this goal. In this paper, we present a pixel-parallel 3D-architecture of a neuromorphic image sensor that uses different sampling frequencies in different regions of an image. We design the model as a bottom-up 3D-architecture composing of several hierarchical computational planes where each plane performs different image processing algorithms in parallel. The on-chip attention module dynamically detects regions with relevant information and produces a feedback path to sample those regions with a higher clock frequency, whereas regions with low spatial and temporal information receive less attention. The results show that by sampling non-relevant regions with a lower frequency, the sensor can reduce redundancy and enable high-performance computing at low power.","PeriodicalId":114330,"journal":{"name":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Pixel-Parallel Architecture for Neuromorphic Smart Image Sensor with Visual Attention\",\"authors\":\"Md Jubaer Hossain Pantho, Pankaj Bhowmik, C. Bobda\",\"doi\":\"10.1109/ISVLSI.2018.00053\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Power reduction and speedup of computer vision designs remain of high interest as image resolutions continue to increase. Neuromorphic-circuits, emulating the behavior of the nervous system, aspire to achieve this goal. In this paper, we present a pixel-parallel 3D-architecture of a neuromorphic image sensor that uses different sampling frequencies in different regions of an image. We design the model as a bottom-up 3D-architecture composing of several hierarchical computational planes where each plane performs different image processing algorithms in parallel. The on-chip attention module dynamically detects regions with relevant information and produces a feedback path to sample those regions with a higher clock frequency, whereas regions with low spatial and temporal information receive less attention. The results show that by sampling non-relevant regions with a lower frequency, the sensor can reduce redundancy and enable high-performance computing at low power.\",\"PeriodicalId\":114330,\"journal\":{\"name\":\"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2018.00053\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2018.00053","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Pixel-Parallel Architecture for Neuromorphic Smart Image Sensor with Visual Attention
Power reduction and speedup of computer vision designs remain of high interest as image resolutions continue to increase. Neuromorphic-circuits, emulating the behavior of the nervous system, aspire to achieve this goal. In this paper, we present a pixel-parallel 3D-architecture of a neuromorphic image sensor that uses different sampling frequencies in different regions of an image. We design the model as a bottom-up 3D-architecture composing of several hierarchical computational planes where each plane performs different image processing algorithms in parallel. The on-chip attention module dynamically detects regions with relevant information and produces a feedback path to sample those regions with a higher clock frequency, whereas regions with low spatial and temporal information receive less attention. The results show that by sampling non-relevant regions with a lower frequency, the sensor can reduce redundancy and enable high-performance computing at low power.