用于2B1Q编码u接口的ISDN回波消除收发器芯片

Y. Takahashi, M. Takahara, T. Makabe, D. Inami, M. Ohno, F. Nakagawa, T. Koyama, A. Kanemasa, M. Chatani, R. Ikeda
{"title":"用于2B1Q编码u接口的ISDN回波消除收发器芯片","authors":"Y. Takahashi, M. Takahara, T. Makabe, D. Inami, M. Ohno, F. Nakagawa, T. Koyama, A. Kanemasa, M. Chatani, R. Ikeda","doi":"10.1109/ISSCC.1989.48280","DOIUrl":null,"url":null,"abstract":"A 5-V CMOS chip set used for an integrated services digital network (ISDN) U-interface transceiver is described which accomplishes 2B+D channel (144-kb/s) transmission using a 2B1Q line code based on echo cancellation over existing two-wire subscriber loops. The three-chip set consists of an analog front end (AFE), an echo canceler (ECD) and a receiver (RCV). The last two are digital signal processors. The AFE has been fabricated in double-polysilicon double-metal 1.6 mu m CMOS technology. The chip size is 7.5 mm*6.5 mm. The EC and RCV have been fabricated in double-metal 1.2- mu m CMOS technology using a standard-cell design. The chip sizes are 8.2 mm*8.2 mm and 8.5 mm*8.1 mm, respectively. Total power consumption of the chip set is 580 mW with a single 5-V supply.<<ETX>>","PeriodicalId":385838,"journal":{"name":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","volume":"193 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"An ISDN echo-cancelling transceiver chip for 2B1Q coded U-interface\",\"authors\":\"Y. Takahashi, M. Takahara, T. Makabe, D. Inami, M. Ohno, F. Nakagawa, T. Koyama, A. Kanemasa, M. Chatani, R. Ikeda\",\"doi\":\"10.1109/ISSCC.1989.48280\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 5-V CMOS chip set used for an integrated services digital network (ISDN) U-interface transceiver is described which accomplishes 2B+D channel (144-kb/s) transmission using a 2B1Q line code based on echo cancellation over existing two-wire subscriber loops. The three-chip set consists of an analog front end (AFE), an echo canceler (ECD) and a receiver (RCV). The last two are digital signal processors. The AFE has been fabricated in double-polysilicon double-metal 1.6 mu m CMOS technology. The chip size is 7.5 mm*6.5 mm. The EC and RCV have been fabricated in double-metal 1.2- mu m CMOS technology using a standard-cell design. The chip sizes are 8.2 mm*8.2 mm and 8.5 mm*8.1 mm, respectively. Total power consumption of the chip set is 580 mW with a single 5-V supply.<<ETX>>\",\"PeriodicalId\":385838,\"journal\":{\"name\":\"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers\",\"volume\":\"193 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-02-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1989.48280\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1989.48280","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

描述了一种用于综合业务数字网(ISDN) u接口收发器的5v CMOS芯片组,该芯片组使用基于回声消除的2B1Q线码在现有双线用户环路上实现2B+D信道(144-kb/s)传输。三芯片组由模拟前端(AFE)、回波消除器(ECD)和接收器(RCV)组成。后两个是数字信号处理器。该AFE采用双多晶硅双金属1.6 μ m CMOS技术制造。芯片尺寸为7.5 mm*6.5 mm。EC和RCV采用标准电池设计,采用双金属1.2 μ m CMOS技术制造。芯片尺寸分别为8.2 mm*8.2 mm和8.5 mm*8.1 mm。采用单个5v电源时,芯片组的总功耗为580mw
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An ISDN echo-cancelling transceiver chip for 2B1Q coded U-interface
A 5-V CMOS chip set used for an integrated services digital network (ISDN) U-interface transceiver is described which accomplishes 2B+D channel (144-kb/s) transmission using a 2B1Q line code based on echo cancellation over existing two-wire subscriber loops. The three-chip set consists of an analog front end (AFE), an echo canceler (ECD) and a receiver (RCV). The last two are digital signal processors. The AFE has been fabricated in double-polysilicon double-metal 1.6 mu m CMOS technology. The chip size is 7.5 mm*6.5 mm. The EC and RCV have been fabricated in double-metal 1.2- mu m CMOS technology using a standard-cell design. The chip sizes are 8.2 mm*8.2 mm and 8.5 mm*8.1 mm, respectively. Total power consumption of the chip set is 580 mW with a single 5-V supply.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信