N2等离子体直接氮化制备超薄SiN栅极电介质

M. Inoue, J. Tsuchimoto, M. Mizutani, J. Yugami, Y. Ohno, M. Yoneda
{"title":"N2等离子体直接氮化制备超薄SiN栅极电介质","authors":"M. Inoue, J. Tsuchimoto, M. Mizutani, J. Yugami, Y. Ohno, M. Yoneda","doi":"10.1109/IWGI.2003.159184","DOIUrl":null,"url":null,"abstract":"In this study, we used direct nitridation technique using N/sub 2/ plasma to from ultra-thin SiN gate dielectric and successfully fabricated poly-Si gate CMOS device with mass production compatible fabrication flow including source and drain silicidation and 1050/spl deg/C spike anneal. We also studied these SiN gate dielectrics from reliability including dielectric breakdown.","PeriodicalId":221442,"journal":{"name":"Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Ultra-thin SiN gate dielectric fabricated by N2 plasma direct nitridation\",\"authors\":\"M. Inoue, J. Tsuchimoto, M. Mizutani, J. Yugami, Y. Ohno, M. Yoneda\",\"doi\":\"10.1109/IWGI.2003.159184\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this study, we used direct nitridation technique using N/sub 2/ plasma to from ultra-thin SiN gate dielectric and successfully fabricated poly-Si gate CMOS device with mass production compatible fabrication flow including source and drain silicidation and 1050/spl deg/C spike anneal. We also studied these SiN gate dielectrics from reliability including dielectric breakdown.\",\"PeriodicalId\":221442,\"journal\":{\"name\":\"Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWGI.2003.159184\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWGI.2003.159184","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

在本研究中,我们采用N/sub /等离子体直接氮化技术从超薄SiN栅极介质中制备了多晶硅栅极CMOS器件,并成功地实现了批量生产兼容的制造流程,包括源硅化和漏硅化以及1050/spl℃的尖峰退火。我们还从介电击穿等可靠性方面研究了这些SiN栅极介质。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Ultra-thin SiN gate dielectric fabricated by N2 plasma direct nitridation
In this study, we used direct nitridation technique using N/sub 2/ plasma to from ultra-thin SiN gate dielectric and successfully fabricated poly-Si gate CMOS device with mass production compatible fabrication flow including source and drain silicidation and 1050/spl deg/C spike anneal. We also studied these SiN gate dielectrics from reliability including dielectric breakdown.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信