一种增强的模板匹配算法及其芯片实现

1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374) Pub Date : 1998-10-08 DOI:10.1109/SIPS.1998.715779

S. Seo, M. Sunwoo

{"title":"一种增强的模板匹配算法及其芯片实现","authors":"S. Seo, M. Sunwoo","doi":"10.1109/SIPS.1998.715779","DOIUrl":null,"url":null,"abstract":"This paper presents an enhanced template matching algorithm and its chip implementation. The proposed algorithm called the enhanced moment preserving pattern matching (EMPPM) improves the noise margin by 22% compared with the previously proposed algorithm called the moment preserving pattern matching (MPPM) algorithm. In addition, the proposed architecture can reduce the gate count by more than 28% compared with the MPPM architecture. We have implemented behavior and structure models using VHDL and performed logic synthesis using the Synopsys/sup TM/ CAD tool. The actual chip has been implemented using the Samsung/sup TM/ 0.6 /spl mu/m SOG (sea-of-gate) cell library. The implemented chip consists of 35,827 gates, operates at 100 MHz and performs 16/spl times/16 template matching with a speed of 200 Mpixels/s.","PeriodicalId":151031,"journal":{"name":"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)","volume":"727 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An enhanced template matching algorithm and its chip implementation\",\"authors\":\"S. Seo, M. Sunwoo\",\"doi\":\"10.1109/SIPS.1998.715779\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an enhanced template matching algorithm and its chip implementation. The proposed algorithm called the enhanced moment preserving pattern matching (EMPPM) improves the noise margin by 22% compared with the previously proposed algorithm called the moment preserving pattern matching (MPPM) algorithm. In addition, the proposed architecture can reduce the gate count by more than 28% compared with the MPPM architecture. We have implemented behavior and structure models using VHDL and performed logic synthesis using the Synopsys/sup TM/ CAD tool. The actual chip has been implemented using the Samsung/sup TM/ 0.6 /spl mu/m SOG (sea-of-gate) cell library. The implemented chip consists of 35,827 gates, operates at 100 MHz and performs 16/spl times/16 template matching with a speed of 200 Mpixels/s.\",\"PeriodicalId\":151031,\"journal\":{\"name\":\"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)\",\"volume\":\"727 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-10-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIPS.1998.715779\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.1998.715779","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一种改进的模板匹配算法及其芯片实现。本文提出的增强矩保持模式匹配(EMPPM)算法比之前提出的矩保持模式匹配(MPPM)算法提高了22%的噪声裕度。此外，与MPPM架构相比，该架构可将栅极数减少28%以上。我们使用VHDL实现了行为和结构模型，并使用Synopsys/sup TM/ CAD工具进行了逻辑综合。实际芯片是使用Samsung/sup TM/ 0.6 /spl mu/m SOG (sea-of-gate)单元库实现的。所实现的芯片由35,827个门组成，工作频率为100 MHz，以200 Mpixels/s的速度执行16/spl次/16次模板匹配。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An enhanced template matching algorithm and its chip implementation

This paper presents an enhanced template matching algorithm and its chip implementation. The proposed algorithm called the enhanced moment preserving pattern matching (EMPPM) improves the noise margin by 22% compared with the previously proposed algorithm called the moment preserving pattern matching (MPPM) algorithm. In addition, the proposed architecture can reduce the gate count by more than 28% compared with the MPPM architecture. We have implemented behavior and structure models using VHDL and performed logic synthesis using the Synopsys/sup TM/ CAD tool. The actual chip has been implemented using the Samsung/sup TM/ 0.6 /spl mu/m SOG (sea-of-gate) cell library. The implemented chip consists of 35,827 gates, operates at 100 MHz and performs 16/spl times/16 template matching with a speed of 200 Mpixels/s.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)

自引率

0.00%

发文量