{"title":"基于APB总线和CMOS图像传感器的片上图像处理设计","authors":"Ge Zhiwei, Yao Su-ying, Xu Jiangtao","doi":"10.1109/ASICON.2009.5351535","DOIUrl":null,"url":null,"abstract":"This paper presents a novel on-chip image processing architecture with CMOS image sensor, which applies APB bus to implement image processing. The proposed architecture presents the issues related to color image processing and gives the differences between the proposed architecture and the traditional image processing pipeline used in digital still cameras. Considering the hardware implementation and power requirement, this paper combines two efficient auto white balance method together to adjust the three independent color channels. By applied on FPGA, the proposed method can greatly enhance the image quality of raw data. The results show that the proposed image processing architecture and the auto white balance algorithms work well on FPGA development board.","PeriodicalId":446584,"journal":{"name":"2009 IEEE 8th International Conference on ASIC","volume":"134 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of on-chip image processing based on APB bus with CMOS image sensor\",\"authors\":\"Ge Zhiwei, Yao Su-ying, Xu Jiangtao\",\"doi\":\"10.1109/ASICON.2009.5351535\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel on-chip image processing architecture with CMOS image sensor, which applies APB bus to implement image processing. The proposed architecture presents the issues related to color image processing and gives the differences between the proposed architecture and the traditional image processing pipeline used in digital still cameras. Considering the hardware implementation and power requirement, this paper combines two efficient auto white balance method together to adjust the three independent color channels. By applied on FPGA, the proposed method can greatly enhance the image quality of raw data. The results show that the proposed image processing architecture and the auto white balance algorithms work well on FPGA development board.\",\"PeriodicalId\":446584,\"journal\":{\"name\":\"2009 IEEE 8th International Conference on ASIC\",\"volume\":\"134 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE 8th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON.2009.5351535\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE 8th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON.2009.5351535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of on-chip image processing based on APB bus with CMOS image sensor
This paper presents a novel on-chip image processing architecture with CMOS image sensor, which applies APB bus to implement image processing. The proposed architecture presents the issues related to color image processing and gives the differences between the proposed architecture and the traditional image processing pipeline used in digital still cameras. Considering the hardware implementation and power requirement, this paper combines two efficient auto white balance method together to adjust the three independent color channels. By applied on FPGA, the proposed method can greatly enhance the image quality of raw data. The results show that the proposed image processing architecture and the auto white balance algorithms work well on FPGA development board.