{"title":"采用QPSK解调的方法对系统级ASIC进行自动化设计","authors":"Dae-Soon Kim, Hwak-Dong Park, Chan-Hyoung Kang","doi":"10.1109/ASIC.1998.723017","DOIUrl":null,"url":null,"abstract":"The design methodology and the basic features of a QPSK digital demodulator fully compliant with the DVB/DSS Recommendations are presented. The ASIC design and development process employs an \"automated system-level design scheme\" as a new system ASIC design methodology. This paper discusses the nonsynchronized sampling QPSK demodulation algorithm as an illustrative algorithm in order to demonstrate the benefits when developing such an algorithm using a system-level design scheme.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"93 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"QPSK demodulator using the methodology of automated system-level ASIC design\",\"authors\":\"Dae-Soon Kim, Hwak-Dong Park, Chan-Hyoung Kang\",\"doi\":\"10.1109/ASIC.1998.723017\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design methodology and the basic features of a QPSK digital demodulator fully compliant with the DVB/DSS Recommendations are presented. The ASIC design and development process employs an \\\"automated system-level design scheme\\\" as a new system ASIC design methodology. This paper discusses the nonsynchronized sampling QPSK demodulation algorithm as an illustrative algorithm in order to demonstrate the benefits when developing such an algorithm using a system-level design scheme.\",\"PeriodicalId\":104431,\"journal\":{\"name\":\"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)\",\"volume\":\"93 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1998.723017\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.723017","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
QPSK demodulator using the methodology of automated system-level ASIC design
The design methodology and the basic features of a QPSK digital demodulator fully compliant with the DVB/DSS Recommendations are presented. The ASIC design and development process employs an "automated system-level design scheme" as a new system ASIC design methodology. This paper discusses the nonsynchronized sampling QPSK demodulation algorithm as an illustrative algorithm in order to demonstrate the benefits when developing such an algorithm using a system-level design scheme.