硅化源极/漏极绝缘体上的finfet

Huilong Zhu, Jun Luo, Qingzhu Zhang, H. Yin, H. Zhong, Chao Zhao
{"title":"硅化源极/漏极绝缘体上的finfet","authors":"Huilong Zhu, Jun Luo, Qingzhu Zhang, H. Yin, H. Zhong, Chao Zhao","doi":"10.1109/S3S.2017.8309228","DOIUrl":null,"url":null,"abstract":"In this paper, some new developments of SOI and FOI (fin-on-insulator) FinFETs with conventional silicide S/D and Schottky barrier S/D are summarized. It is observed that large junction leakages occur for bulk FinFETs with conventional silicide S/D. By forming Ni(Pt)Si (5% Pt) silicide with conventional silicide process, parasitic resistances of FOI FinFETs are dramatically reduced without increasing of leakage currents and then device performance are increased significantly. An additional 50% performance enhancement is achieved for the FOI FinFETs with Schottky barrier S/D. The good controls of short channel effects and channel leakage are also obtained for FinFETs on insulator. High-k metal gate is used for the FinFETs.","PeriodicalId":333587,"journal":{"name":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"FinFETs on insulator with silicided source/drain\",\"authors\":\"Huilong Zhu, Jun Luo, Qingzhu Zhang, H. Yin, H. Zhong, Chao Zhao\",\"doi\":\"10.1109/S3S.2017.8309228\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, some new developments of SOI and FOI (fin-on-insulator) FinFETs with conventional silicide S/D and Schottky barrier S/D are summarized. It is observed that large junction leakages occur for bulk FinFETs with conventional silicide S/D. By forming Ni(Pt)Si (5% Pt) silicide with conventional silicide process, parasitic resistances of FOI FinFETs are dramatically reduced without increasing of leakage currents and then device performance are increased significantly. An additional 50% performance enhancement is achieved for the FOI FinFETs with Schottky barrier S/D. The good controls of short channel effects and channel leakage are also obtained for FinFETs on insulator. High-k metal gate is used for the FinFETs.\",\"PeriodicalId\":333587,\"journal\":{\"name\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/S3S.2017.8309228\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2017.8309228","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文综述了采用传统硅质S/D和肖特基势垒S/D的SOI和FOI (fin-on-insulator) finfet的一些新进展。研究发现,采用传统硅化S/D的块体finfet存在较大的结漏。采用传统硅化工艺制备Ni(Pt)Si (5% Pt)硅化物,在不增加漏电流的情况下显著降低了FOI finfet的寄生电阻,从而显著提高了器件性能。具有肖特基势垒S/D的FOI finfet的性能提高了50%。对绝缘子上的finfet的短沟道效应和沟道泄漏也得到了很好的控制。高k金属栅极用于finfet。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
FinFETs on insulator with silicided source/drain
In this paper, some new developments of SOI and FOI (fin-on-insulator) FinFETs with conventional silicide S/D and Schottky barrier S/D are summarized. It is observed that large junction leakages occur for bulk FinFETs with conventional silicide S/D. By forming Ni(Pt)Si (5% Pt) silicide with conventional silicide process, parasitic resistances of FOI FinFETs are dramatically reduced without increasing of leakage currents and then device performance are increased significantly. An additional 50% performance enhancement is achieved for the FOI FinFETs with Schottky barrier S/D. The good controls of short channel effects and channel leakage are also obtained for FinFETs on insulator. High-k metal gate is used for the FinFETs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信