用于低功耗嵌入式处理器的闭环自适应电源电压缩放控制器

S. Dhar, G. Mortensen
{"title":"用于低功耗嵌入式处理器的闭环自适应电源电压缩放控制器","authors":"S. Dhar, G. Mortensen","doi":"10.1109/TPSD.2005.1614339","DOIUrl":null,"url":null,"abstract":"This paper describes a hardware controller that reduces active power consumption in standard cell ASICs by adaptively adjusting the supply voltage to varying performance requirements. The hardware controller is embedded on the same die as the application ASIC. It consists of a hardware performance monitor, control logic and a serial interface logic. These functions combine to form a closed-loop that regulates the speed of the application. The proposed scheme has been implemented in a video processor designed in a 0.18 /spl mu/m standard CMOS process. Experimental results demonstrate operation over a wide frequency range of 6 MHz to 48 MHz and up to 60% power savings when compared to an open-loop scheme.","PeriodicalId":185834,"journal":{"name":"2005 IEEE Region 5 and IEEE Denver Section Technical, Professional and Student Development Workshop","volume":"79 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Closed-loop adaptive supply voltage scaling controller for low-power embedded processors\",\"authors\":\"S. Dhar, G. Mortensen\",\"doi\":\"10.1109/TPSD.2005.1614339\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a hardware controller that reduces active power consumption in standard cell ASICs by adaptively adjusting the supply voltage to varying performance requirements. The hardware controller is embedded on the same die as the application ASIC. It consists of a hardware performance monitor, control logic and a serial interface logic. These functions combine to form a closed-loop that regulates the speed of the application. The proposed scheme has been implemented in a video processor designed in a 0.18 /spl mu/m standard CMOS process. Experimental results demonstrate operation over a wide frequency range of 6 MHz to 48 MHz and up to 60% power savings when compared to an open-loop scheme.\",\"PeriodicalId\":185834,\"journal\":{\"name\":\"2005 IEEE Region 5 and IEEE Denver Section Technical, Professional and Student Development Workshop\",\"volume\":\"79 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-04-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE Region 5 and IEEE Denver Section Technical, Professional and Student Development Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TPSD.2005.1614339\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Region 5 and IEEE Denver Section Technical, Professional and Student Development Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TPSD.2005.1614339","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了一种硬件控制器,通过自适应调整电源电压来降低标准单元asic的有功功耗。硬件控制器与应用专用集成电路嵌入在同一个芯片上。它由硬件性能监视器、控制逻辑和串行接口逻辑组成。这些功能结合起来形成一个闭环,调节应用程序的速度。该方案已在0.18 /spl mu/m标准CMOS工艺设计的视频处理器上实现。实验结果表明,在6 MHz至48 MHz的宽频率范围内运行,与开环方案相比,可节省高达60%的功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Closed-loop adaptive supply voltage scaling controller for low-power embedded processors
This paper describes a hardware controller that reduces active power consumption in standard cell ASICs by adaptively adjusting the supply voltage to varying performance requirements. The hardware controller is embedded on the same die as the application ASIC. It consists of a hardware performance monitor, control logic and a serial interface logic. These functions combine to form a closed-loop that regulates the speed of the application. The proposed scheme has been implemented in a video processor designed in a 0.18 /spl mu/m standard CMOS process. Experimental results demonstrate operation over a wide frequency range of 6 MHz to 48 MHz and up to 60% power savings when compared to an open-loop scheme.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信