IBM ES/9000系统架构和硬件

W. J. Nohilly, V. Lund
{"title":"IBM ES/9000系统架构和硬件","authors":"W. J. Nohilly, V. Lund","doi":"10.1109/ICCD.1991.139968","DOIUrl":null,"url":null,"abstract":"A description is given how IBM's Enterprise Systems requirements for data management are implemented in the ES/9000 process series. The ES/9000 processor family is the next step in efficient data movement/management for data that reside anywhere in the Enterprise. To manage this vast amount of data, certain high end ES/9000 models utilize four levels of memory (L1 or first level cache, L2 or second level buffer, L3 or main store and L4 or expanded store). Design trade-offs were made to improve processor availability. The processors have been designed to achieve fault tolerant function in power, processor and memory arrays. For example, if one of the power supplies fails, others increase their output to provide full power to the system. Extensive use is made of error detection/correction codes throughout the processor complex. Expanded storage incorporates a sophisticated error correction capability. All double bit errors are corrected, and triple bit errors, are detected.<<ETX>>","PeriodicalId":239827,"journal":{"name":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"IBM ES/9000 system architecture and hardware\",\"authors\":\"W. J. Nohilly, V. Lund\",\"doi\":\"10.1109/ICCD.1991.139968\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A description is given how IBM's Enterprise Systems requirements for data management are implemented in the ES/9000 process series. The ES/9000 processor family is the next step in efficient data movement/management for data that reside anywhere in the Enterprise. To manage this vast amount of data, certain high end ES/9000 models utilize four levels of memory (L1 or first level cache, L2 or second level buffer, L3 or main store and L4 or expanded store). Design trade-offs were made to improve processor availability. The processors have been designed to achieve fault tolerant function in power, processor and memory arrays. For example, if one of the power supplies fails, others increase their output to provide full power to the system. Extensive use is made of error detection/correction codes throughout the processor complex. Expanded storage incorporates a sophisticated error correction capability. All double bit errors are corrected, and triple bit errors, are detected.<<ETX>>\",\"PeriodicalId\":239827,\"journal\":{\"name\":\"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCD.1991.139968\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCD.1991.139968","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

描述了IBM的企业系统对数据管理的需求是如何在ES/9000进程系列中实现的。ES/9000处理器家族是企业中任何位置的数据高效移动/管理的下一步。为了管理如此庞大的数据量,某些高端ES/9000型号使用4级内存(L1或第一级缓存,L2或第二级缓冲区,L3或主存储和L4或扩展存储)。设计折衷是为了提高处理器的可用性。该处理器在电源、处理器和存储器阵列上实现了容错功能。例如,如果其中一个电源故障,其他电源增加输出以向系统提供全功率。在整个处理器复合体中广泛使用错误检测/纠正码。扩展存储集成了复杂的纠错功能。所有的双比特错误被纠正,三比特错误被检测。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
IBM ES/9000 system architecture and hardware
A description is given how IBM's Enterprise Systems requirements for data management are implemented in the ES/9000 process series. The ES/9000 processor family is the next step in efficient data movement/management for data that reside anywhere in the Enterprise. To manage this vast amount of data, certain high end ES/9000 models utilize four levels of memory (L1 or first level cache, L2 or second level buffer, L3 or main store and L4 or expanded store). Design trade-offs were made to improve processor availability. The processors have been designed to achieve fault tolerant function in power, processor and memory arrays. For example, if one of the power supplies fails, others increase their output to provide full power to the system. Extensive use is made of error detection/correction codes throughout the processor complex. Expanded storage incorporates a sophisticated error correction capability. All double bit errors are corrected, and triple bit errors, are detected.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信