用专门的标准单元库构建快速捆绑数据电路

Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems Pub Date : 1994-11-03 DOI:10.1109/ASYNC.1994.656302

P. T. Røine

{"title":"用专门的标准单元库构建快速捆绑数据电路","authors":"P. T. Røine","doi":"10.1109/ASYNC.1994.656302","DOIUrl":null,"url":null,"abstract":"A method for building fast, optimized bundled data circuits from a specialized CMOS standard cell library is presented. The method has been successfully used for the design of a FIFO buffer for a multicomputer network. This chip, which contains about 19000 transistors in a 1.5 /spl mu/m CMOS process, achieves a throughput of about 150 million symbols per second.","PeriodicalId":114048,"journal":{"name":"Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems","volume":"90 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Building fast bundled data circuits with a specialized standard cell library\",\"authors\":\"P. T. Røine\",\"doi\":\"10.1109/ASYNC.1994.656302\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A method for building fast, optimized bundled data circuits from a specialized CMOS standard cell library is presented. The method has been successfully used for the design of a FIFO buffer for a multicomputer network. This chip, which contains about 19000 transistors in a 1.5 /spl mu/m CMOS process, achieves a throughput of about 150 million symbols per second.\",\"PeriodicalId\":114048,\"journal\":{\"name\":\"Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"volume\":\"90 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASYNC.1994.656302\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASYNC.1994.656302","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

提出了一种利用专用CMOS标准单元库构建快速、优化的捆绑数据电路的方法。该方法已成功地用于多计算机网络FIFO缓冲器的设计。该芯片在1.5 /spl mu/m CMOS工艺中包含约19000个晶体管，实现了每秒约1.5亿个符号的吞吐量。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Building fast bundled data circuits with a specialized standard cell library

A method for building fast, optimized bundled data circuits from a specialized CMOS standard cell library is presented. The method has been successfully used for the design of a FIFO buffer for a multicomputer network. This chip, which contains about 19000 transistors in a 1.5 /spl mu/m CMOS process, achieves a throughput of about 150 million symbols per second.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems

自引率

0.00%

发文量