等幅驻波振荡器的17GHz精细网格时钟分布

M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, H. Ikeda
{"title":"等幅驻波振荡器的17GHz精细网格时钟分布","authors":"M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, H. Ikeda","doi":"10.1109/VLSIC.2006.1705328","DOIUrl":null,"url":null,"abstract":"This paper presents an inductive-loaded standing-wave clock oscillator. By coupling the oscillators into mesh structure, multi-ten GHz uniform-phase/amplitude global clocks can be distributed over a whole chip. In the mesh structure, finer grid can be employed than the conventional standing-wave technique, and it makes the depth of clock tree very shallow. We designed and fabricated a 17.2GHz oscillator in a 0.18mum 6 metal CMOS technology. Low jitter less than 0.2% of the clock period has been achieved with 400mum transmission line that was less than 1/10 of the conventional one. The power consumption was 13mW at 1.8V supply voltage","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"17GHz Fine Grid Clock Distribution with Uniform-Amplitude Standing-Wave Oscillator\",\"authors\":\"M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, H. Ikeda\",\"doi\":\"10.1109/VLSIC.2006.1705328\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an inductive-loaded standing-wave clock oscillator. By coupling the oscillators into mesh structure, multi-ten GHz uniform-phase/amplitude global clocks can be distributed over a whole chip. In the mesh structure, finer grid can be employed than the conventional standing-wave technique, and it makes the depth of clock tree very shallow. We designed and fabricated a 17.2GHz oscillator in a 0.18mum 6 metal CMOS technology. Low jitter less than 0.2% of the clock period has been achieved with 400mum transmission line that was less than 1/10 of the conventional one. The power consumption was 13mW at 1.8V supply voltage\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705328\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705328","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

提出了一种电感负载驻波时钟振荡器。通过将振荡器耦合到网状结构中,可以在整个芯片上分布多个10ghz的均匀相位/振幅全局时钟。在网格结构中,可以采用比传统驻波技术更精细的网格,使得时钟树的深度很浅。我们设计并制造了一个17.2GHz的振荡器,采用0.18 μ m 6金属CMOS技术。在400mum传输线上实现了时钟周期小于0.2%的低抖动,比传统传输线低1/10。在1.8V供电电压下,功耗为13mW
本文章由计算机程序翻译,如有差异,请以英文原文为准。
17GHz Fine Grid Clock Distribution with Uniform-Amplitude Standing-Wave Oscillator
This paper presents an inductive-loaded standing-wave clock oscillator. By coupling the oscillators into mesh structure, multi-ten GHz uniform-phase/amplitude global clocks can be distributed over a whole chip. In the mesh structure, finer grid can be employed than the conventional standing-wave technique, and it makes the depth of clock tree very shallow. We designed and fabricated a 17.2GHz oscillator in a 0.18mum 6 metal CMOS technology. Low jitter less than 0.2% of the clock period has been achieved with 400mum transmission line that was less than 1/10 of the conventional one. The power consumption was 13mW at 1.8V supply voltage
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信