O. Mazouffre, H. Lapuyade, J.-B. Bdgueret, Andreia Cathelin, Didier Belot, Y. Devall
{"title":"基于675 /spl mu/W 5 GHz低压BiCMOS同步环形振荡器的预分频器","authors":"O. Mazouffre, H. Lapuyade, J.-B. Bdgueret, Andreia Cathelin, Didier Belot, Y. Devall","doi":"10.1109/BIPOL.2004.1365791","DOIUrl":null,"url":null,"abstract":"This paper presents the design and the experimental measurements of a 5 GHz divide-by-4 prescaler for 802.11a and HiperLAN2 applications. The presented circuit is implemented in a 0.25μm BiCMOS SiGe process from STMicroelectronics. The prescaler is optimized for low power operation. It uses a Synchronized Ring Oscillator architecture based on two low-voltage differential bipolar latches with PMOS loads. The prescaler draws 520 μA from a 1.3 V power supply, its operating frequency is from 4.7 GHz to 6.8 GHz with a sensitivity of -10 dBm, and its efficiency is about 10 GHz/mW.","PeriodicalId":447762,"journal":{"name":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","volume":"335 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 675 /spl mu/W 5 GHz low-voltage BiCMOS synchronized ring oscillator based prescaler\",\"authors\":\"O. Mazouffre, H. Lapuyade, J.-B. Bdgueret, Andreia Cathelin, Didier Belot, Y. Devall\",\"doi\":\"10.1109/BIPOL.2004.1365791\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and the experimental measurements of a 5 GHz divide-by-4 prescaler for 802.11a and HiperLAN2 applications. The presented circuit is implemented in a 0.25μm BiCMOS SiGe process from STMicroelectronics. The prescaler is optimized for low power operation. It uses a Synchronized Ring Oscillator architecture based on two low-voltage differential bipolar latches with PMOS loads. The prescaler draws 520 μA from a 1.3 V power supply, its operating frequency is from 4.7 GHz to 6.8 GHz with a sensitivity of -10 dBm, and its efficiency is about 10 GHz/mW.\",\"PeriodicalId\":447762,\"journal\":{\"name\":\"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting\",\"volume\":\"335 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-12-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIPOL.2004.1365791\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.2004.1365791","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 675 /spl mu/W 5 GHz low-voltage BiCMOS synchronized ring oscillator based prescaler
This paper presents the design and the experimental measurements of a 5 GHz divide-by-4 prescaler for 802.11a and HiperLAN2 applications. The presented circuit is implemented in a 0.25μm BiCMOS SiGe process from STMicroelectronics. The prescaler is optimized for low power operation. It uses a Synchronized Ring Oscillator architecture based on two low-voltage differential bipolar latches with PMOS loads. The prescaler draws 520 μA from a 1.3 V power supply, its operating frequency is from 4.7 GHz to 6.8 GHz with a sensitivity of -10 dBm, and its efficiency is about 10 GHz/mW.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
