基于原始操作分析的CPU性能建模

V. K, M. Purnaprajna
{"title":"基于原始操作分析的CPU性能建模","authors":"V. K, M. Purnaprajna","doi":"10.1109/SPIN48934.2020.9070898","DOIUrl":null,"url":null,"abstract":"Modern multi-core processors are complex because of their complicated memory hierarchies, superscalar issue of instructions, pipeline architecture, out-of-order execution and speculative execution due to branches in the program code. These features of the CPU are beneficial to improve the application performance. These processors have to be modelled to arrive at the trade-offs of design decisions such as power, time, throughput and latency. Modeling these complex micro-architectures is a very challenging task. In this work, we present a simple CPU modeling technique for data-parallel applications based on minimum offline profiling information and detailed static code analysis. This model, first identifies the primitive operations of the application kernels and then, based on the available offline profiled information, it estimates the performance of the given application kernel using either a SUM model or a MAX model. Experimental results show that an average estimation error of 7.19% and 41.4% is seen across data-parallel benchmarks from the Polybench suite for large and small problem sizes respectively on a multi-core CPU architecture.","PeriodicalId":126759,"journal":{"name":"2020 7th International Conference on Signal Processing and Integrated Networks (SPIN)","volume":"4 5","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"CPU Performance Modeling through Analysis of Primitive Operations\",\"authors\":\"V. K, M. Purnaprajna\",\"doi\":\"10.1109/SPIN48934.2020.9070898\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Modern multi-core processors are complex because of their complicated memory hierarchies, superscalar issue of instructions, pipeline architecture, out-of-order execution and speculative execution due to branches in the program code. These features of the CPU are beneficial to improve the application performance. These processors have to be modelled to arrive at the trade-offs of design decisions such as power, time, throughput and latency. Modeling these complex micro-architectures is a very challenging task. In this work, we present a simple CPU modeling technique for data-parallel applications based on minimum offline profiling information and detailed static code analysis. This model, first identifies the primitive operations of the application kernels and then, based on the available offline profiled information, it estimates the performance of the given application kernel using either a SUM model or a MAX model. Experimental results show that an average estimation error of 7.19% and 41.4% is seen across data-parallel benchmarks from the Polybench suite for large and small problem sizes respectively on a multi-core CPU architecture.\",\"PeriodicalId\":126759,\"journal\":{\"name\":\"2020 7th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"volume\":\"4 5\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 7th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPIN48934.2020.9070898\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 7th International Conference on Signal Processing and Integrated Networks (SPIN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPIN48934.2020.9070898","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

现代多核处理器由于其复杂的内存层次结构、指令的超标量问题、管道结构、程序代码分支导致的乱序执行和推测执行而变得复杂。CPU的这些特性有利于提高应用程序的性能。必须对这些处理器进行建模,以便在功耗、时间、吞吐量和延迟等设计决策方面做出权衡。对这些复杂的微体系结构进行建模是一项非常具有挑战性的任务。在这项工作中,我们提出了一种基于最小离线分析信息和详细静态代码分析的数据并行应用程序的简单CPU建模技术。该模型首先确定应用程序内核的基本操作,然后根据可用的离线概要信息,使用SUM模型或MAX模型估计给定应用程序内核的性能。实验结果表明,在多核CPU架构下,在Polybench套件的数据并行基准测试中,对于大问题和小问题,平均估计误差分别为7.19%和41.4%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
CPU Performance Modeling through Analysis of Primitive Operations
Modern multi-core processors are complex because of their complicated memory hierarchies, superscalar issue of instructions, pipeline architecture, out-of-order execution and speculative execution due to branches in the program code. These features of the CPU are beneficial to improve the application performance. These processors have to be modelled to arrive at the trade-offs of design decisions such as power, time, throughput and latency. Modeling these complex micro-architectures is a very challenging task. In this work, we present a simple CPU modeling technique for data-parallel applications based on minimum offline profiling information and detailed static code analysis. This model, first identifies the primitive operations of the application kernels and then, based on the available offline profiled information, it estimates the performance of the given application kernel using either a SUM model or a MAX model. Experimental results show that an average estimation error of 7.19% and 41.4% is seen across data-parallel benchmarks from the Polybench suite for large and small problem sizes respectively on a multi-core CPU architecture.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信