K. N. Sankar, Abhishek Srivastava, Baibhab Chatterjee, K. K. Rakesh, M. Baghini
{"title":"基于FSK解调器和FPGA的低中频接收机误码率测量系统","authors":"K. N. Sankar, Abhishek Srivastava, Baibhab Chatterjee, K. K. Rakesh, M. Baghini","doi":"10.1109/ISVDAT.2016.8064901","DOIUrl":null,"url":null,"abstract":"This paper presents a binary frequency shift keying (BFSK) demodulator for low intermediate frequency (IF) receivers and an FPGA based bit error rate (BER) measurement platform for the same. The custom made demodulator is fabricated in 180 nm CMOS mixed mode technology, which occupies an area of 0.09 mm2 and consumes 80 μW power from 1.8 V supply. When integrated with a low IF (2 MHz) receiver front end for Medical Device Radio Communication (MedRadio) spectrum at 400 MHz, the measured BER was less than 10−3 at a data rate of 200 kbps for an FSK frequency deviation of 150 kHz.","PeriodicalId":301815,"journal":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FSK demodulator and FPGA based BER measurement system for low IF receivers\",\"authors\":\"K. N. Sankar, Abhishek Srivastava, Baibhab Chatterjee, K. K. Rakesh, M. Baghini\",\"doi\":\"10.1109/ISVDAT.2016.8064901\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a binary frequency shift keying (BFSK) demodulator for low intermediate frequency (IF) receivers and an FPGA based bit error rate (BER) measurement platform for the same. The custom made demodulator is fabricated in 180 nm CMOS mixed mode technology, which occupies an area of 0.09 mm2 and consumes 80 μW power from 1.8 V supply. When integrated with a low IF (2 MHz) receiver front end for Medical Device Radio Communication (MedRadio) spectrum at 400 MHz, the measured BER was less than 10−3 at a data rate of 200 kbps for an FSK frequency deviation of 150 kHz.\",\"PeriodicalId\":301815,\"journal\":{\"name\":\"2016 20th International Symposium on VLSI Design and Test (VDAT)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 20th International Symposium on VLSI Design and Test (VDAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVDAT.2016.8064901\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 20th International Symposium on VLSI Design and Test (VDAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2016.8064901","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FSK demodulator and FPGA based BER measurement system for low IF receivers
This paper presents a binary frequency shift keying (BFSK) demodulator for low intermediate frequency (IF) receivers and an FPGA based bit error rate (BER) measurement platform for the same. The custom made demodulator is fabricated in 180 nm CMOS mixed mode technology, which occupies an area of 0.09 mm2 and consumes 80 μW power from 1.8 V supply. When integrated with a low IF (2 MHz) receiver front end for Medical Device Radio Communication (MedRadio) spectrum at 400 MHz, the measured BER was less than 10−3 at a data rate of 200 kbps for an FSK frequency deviation of 150 kHz.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
