Joseph Leandro B. Peje, Hani Herbert L. Ho, Floro Barot, Maria Fe G. Bautista, Carl Christian E. Misagal, J. Hizon, L. Alarcón
{"title":"超低电压标准电池库在65纳米CMOS工艺技术","authors":"Joseph Leandro B. Peje, Hani Herbert L. Ho, Floro Barot, Maria Fe G. Bautista, Carl Christian E. Misagal, J. Hizon, L. Alarcón","doi":"10.1109/TENCON.2014.7022443","DOIUrl":null,"url":null,"abstract":"In this paper, the design of an ultra-low voltage standard cell library is discussed. This includes the design constraints in designing each gate on a schematic level as well as techniques used in designing the layout. The method of performing timing and power characterization of the standard cell library and how the logical and physical library files are generated are discussed. The accuracy of the standard cell library is then verified through the use of several test circuits.","PeriodicalId":292057,"journal":{"name":"TENCON 2014 - 2014 IEEE Region 10 Conference","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"An ultra low-voltage standard cell library in 65-nm CMOS process technology\",\"authors\":\"Joseph Leandro B. Peje, Hani Herbert L. Ho, Floro Barot, Maria Fe G. Bautista, Carl Christian E. Misagal, J. Hizon, L. Alarcón\",\"doi\":\"10.1109/TENCON.2014.7022443\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the design of an ultra-low voltage standard cell library is discussed. This includes the design constraints in designing each gate on a schematic level as well as techniques used in designing the layout. The method of performing timing and power characterization of the standard cell library and how the logical and physical library files are generated are discussed. The accuracy of the standard cell library is then verified through the use of several test circuits.\",\"PeriodicalId\":292057,\"journal\":{\"name\":\"TENCON 2014 - 2014 IEEE Region 10 Conference\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"TENCON 2014 - 2014 IEEE Region 10 Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TENCON.2014.7022443\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"TENCON 2014 - 2014 IEEE Region 10 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.2014.7022443","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An ultra low-voltage standard cell library in 65-nm CMOS process technology
In this paper, the design of an ultra-low voltage standard cell library is discussed. This includes the design constraints in designing each gate on a schematic level as well as techniques used in designing the layout. The method of performing timing and power characterization of the standard cell library and how the logical and physical library files are generated are discussed. The accuracy of the standard cell library is then verified through the use of several test circuits.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
