带正反馈补偿方案的三级放大器

J. Ramos, M. Steyaert
{"title":"带正反馈补偿方案的三级放大器","authors":"J. Ramos, M. Steyaert","doi":"10.1109/CICC.2002.1012833","DOIUrl":null,"url":null,"abstract":"A CMOS opamp that can drive large capacitive loads is presented. The technique employs a positive feedback compensation (PFC) to improve frequency response as compared to nested Miller compensation (NMC), allowing the circuit to occupy less silicon area and straightforward design. At 1.5 V, the circuit dissipates 275 /spl mu/W, has more than 100 dB gain, a gain bandwidth of 2.7 MHz and 1.0 V//spl mu/s average slew rate while driving a 130 pF load.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"Three stage amplifier with positive feedback compensation scheme\",\"authors\":\"J. Ramos, M. Steyaert\",\"doi\":\"10.1109/CICC.2002.1012833\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CMOS opamp that can drive large capacitive loads is presented. The technique employs a positive feedback compensation (PFC) to improve frequency response as compared to nested Miller compensation (NMC), allowing the circuit to occupy less silicon area and straightforward design. At 1.5 V, the circuit dissipates 275 /spl mu/W, has more than 100 dB gain, a gain bandwidth of 2.7 MHz and 1.0 V//spl mu/s average slew rate while driving a 130 pF load.\",\"PeriodicalId\":209025,\"journal\":{\"name\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"volume\":\"54 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2002.1012833\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012833","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

摘要

介绍了一种驱动大容性负载的CMOS运放。与嵌套米勒补偿(NMC)相比,该技术采用正反馈补偿(PFC)来改善频率响应,使电路占用更少的硅面积和简单的设计。在1.5 V电压下,电路的功耗为275 /spl mu/W,增益超过100 dB,增益带宽为2.7 MHz,在驱动130 pF负载时的平均摆压率为1.0 V//spl mu/s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Three stage amplifier with positive feedback compensation scheme
A CMOS opamp that can drive large capacitive loads is presented. The technique employs a positive feedback compensation (PFC) to improve frequency response as compared to nested Miller compensation (NMC), allowing the circuit to occupy less silicon area and straightforward design. At 1.5 V, the circuit dissipates 275 /spl mu/W, has more than 100 dB gain, a gain bandwidth of 2.7 MHz and 1.0 V//spl mu/s average slew rate while driving a 130 pF load.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信