D. Belfort, N. Beilleau, H. Aboushady, M. Louërat, S. Catunda
{"title":"使用CAIRO+的q增强LC带通滤波器","authors":"D. Belfort, N. Beilleau, H. Aboushady, M. Louërat, S. Catunda","doi":"10.1109/ICECS.2009.5410763","DOIUrl":null,"url":null,"abstract":"In this paper, we present a systematic design procedure for Q-enhanced integrated LC filters, which does not require any simulations and is thus suitable for design automation. The design procedure has been described in the CAIRO+ analog design environment, containing the BSIM3v3 models of the MOS transistors. Precise estimations of the quality factor and the resonance frequency were made possible by adding the integrated inductance ¿-model into the design environment. Several design examples of 2.4 GHz Q-enhanced LC filters are given in a 0.13 ¿m CMOS process.","PeriodicalId":343974,"journal":{"name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Q-enhanced LC bandpass filter using CAIRO+\",\"authors\":\"D. Belfort, N. Beilleau, H. Aboushady, M. Louërat, S. Catunda\",\"doi\":\"10.1109/ICECS.2009.5410763\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we present a systematic design procedure for Q-enhanced integrated LC filters, which does not require any simulations and is thus suitable for design automation. The design procedure has been described in the CAIRO+ analog design environment, containing the BSIM3v3 models of the MOS transistors. Precise estimations of the quality factor and the resonance frequency were made possible by adding the integrated inductance ¿-model into the design environment. Several design examples of 2.4 GHz Q-enhanced LC filters are given in a 0.13 ¿m CMOS process.\",\"PeriodicalId\":343974,\"journal\":{\"name\":\"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2009.5410763\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2009.5410763","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
摘要
在本文中,我们提出了一个系统的q增强集成LC滤波器的设计过程,它不需要任何仿真,因此适合设计自动化。在CAIRO+模拟设计环境下描述了设计过程,其中包含了MOS晶体管的BSIM3v3模型。通过将集成电感模型添加到设计环境中,可以精确估计质量因子和谐振频率。给出了几个采用0.13 μ m CMOS工艺的2.4 GHz增q LC滤波器的设计实例。
In this paper, we present a systematic design procedure for Q-enhanced integrated LC filters, which does not require any simulations and is thus suitable for design automation. The design procedure has been described in the CAIRO+ analog design environment, containing the BSIM3v3 models of the MOS transistors. Precise estimations of the quality factor and the resonance frequency were made possible by adding the integrated inductance ¿-model into the design environment. Several design examples of 2.4 GHz Q-enhanced LC filters are given in a 0.13 ¿m CMOS process.