CMOS和BJT RF-LNAs的比较

H. Fouad, K. Sharaf, E. El-Diwany, H. El-Hennawy
{"title":"CMOS和BJT RF-LNAs的比较","authors":"H. Fouad, K. Sharaf, E. El-Diwany, H. El-Hennawy","doi":"10.1109/NRSC.2002.1022658","DOIUrl":null,"url":null,"abstract":"A simulation comparison of MOSFETs low noise amplifier (LNA) versus BJT LNA is proposed using a Pspice simulator. The MOSFET LNA was simulated and designed with a 0.5 /spl mu/m CMOS MOSIS process. It was concluded that the use of low-cost and high integration CMOS technology results in a penalty in the power dissipation and frequency response which are much better in bipolar technology. The comparison is performed at an operating frequency of 1.0 GHz.","PeriodicalId":231600,"journal":{"name":"Proceedings of the Nineteenth National Radio Science Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A comparison of CMOS and BJT RF-LNAs\",\"authors\":\"H. Fouad, K. Sharaf, E. El-Diwany, H. El-Hennawy\",\"doi\":\"10.1109/NRSC.2002.1022658\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A simulation comparison of MOSFETs low noise amplifier (LNA) versus BJT LNA is proposed using a Pspice simulator. The MOSFET LNA was simulated and designed with a 0.5 /spl mu/m CMOS MOSIS process. It was concluded that the use of low-cost and high integration CMOS technology results in a penalty in the power dissipation and frequency response which are much better in bipolar technology. The comparison is performed at an operating frequency of 1.0 GHz.\",\"PeriodicalId\":231600,\"journal\":{\"name\":\"Proceedings of the Nineteenth National Radio Science Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-11-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the Nineteenth National Radio Science Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NRSC.2002.1022658\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Nineteenth National Radio Science Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRSC.2002.1022658","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

利用Pspice模拟器对mosfet低噪声放大器(LNA)和BJT LNA进行了仿真比较。采用0.5 /spl μ m CMOS MOSIS工艺对MOSFET LNA进行了仿真设计。结果表明,采用低成本、高集成度的CMOS技术可以降低功耗和频率响应,而双极技术的性能要好得多。在工作频率为1.0 GHz的情况下进行比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A comparison of CMOS and BJT RF-LNAs
A simulation comparison of MOSFETs low noise amplifier (LNA) versus BJT LNA is proposed using a Pspice simulator. The MOSFET LNA was simulated and designed with a 0.5 /spl mu/m CMOS MOSIS process. It was concluded that the use of low-cost and high integration CMOS technology results in a penalty in the power dissipation and frequency response which are much better in bipolar technology. The comparison is performed at an operating frequency of 1.0 GHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信