数字视频广播(DVB-T/H)高效内存FFT架构

C. Wey, Wei-Chien Tang, Shin-Yo Lin
{"title":"数字视频广播(DVB-T/H)高效内存FFT架构","authors":"C. Wey, Wei-Chien Tang, Shin-Yo Lin","doi":"10.1109/VDAT.2007.373250","DOIUrl":null,"url":null,"abstract":"An efficient FFT (fast Fourier transform) processor is greatly needed for real-time operation in many OFDM applications, such as xDSL, DAB, DVB-T/H, and etc. This study developed four types of efficient memory-based Radix-2 FFT architecture with a memory size of N words for N-point FFT operations. The latency can be improved from (N/2)+(N/ 2)logN, to (N/2+2)+(N/4)logN, further to [N/2+2]+(N/8) logN, at the cost of increased hardware. Results show that the developed parallel memory-based architecture can achieve a latency of 140 us with 2.425 mm2 in area for N=8192, which is well suitable for being implemented in DVB-T/H.","PeriodicalId":137915,"journal":{"name":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"Efficient Memory-Based FFT Architectures for Digital Video Broadcasting (DVB-T/H)\",\"authors\":\"C. Wey, Wei-Chien Tang, Shin-Yo Lin\",\"doi\":\"10.1109/VDAT.2007.373250\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An efficient FFT (fast Fourier transform) processor is greatly needed for real-time operation in many OFDM applications, such as xDSL, DAB, DVB-T/H, and etc. This study developed four types of efficient memory-based Radix-2 FFT architecture with a memory size of N words for N-point FFT operations. The latency can be improved from (N/2)+(N/ 2)logN, to (N/2+2)+(N/4)logN, further to [N/2+2]+(N/8) logN, at the cost of increased hardware. Results show that the developed parallel memory-based architecture can achieve a latency of 140 us with 2.425 mm2 in area for N=8192, which is well suitable for being implemented in DVB-T/H.\",\"PeriodicalId\":137915,\"journal\":{\"name\":\"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2007.373250\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2007.373250","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

摘要

在许多OFDM应用中,如xDSL、DAB、DVB-T/H等,需要高效的FFT(快速傅里叶变换)处理器来实现实时操作。本研究开发了四种高效的基于内存的Radix-2 FFT架构,其内存大小为N个字,用于N点FFT操作。延迟可以从(N/2)+(N/ 2)logN提高到(N/2+2)+(N/4)logN,进一步提高到[N/2+2]+(N/8) logN,但代价是增加硬件。结果表明,在N=8192的情况下,基于并行存储器的架构可以在2.425 mm2的面积上实现140 us的延迟,非常适合在DVB-T/H中实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Efficient Memory-Based FFT Architectures for Digital Video Broadcasting (DVB-T/H)
An efficient FFT (fast Fourier transform) processor is greatly needed for real-time operation in many OFDM applications, such as xDSL, DAB, DVB-T/H, and etc. This study developed four types of efficient memory-based Radix-2 FFT architecture with a memory size of N words for N-point FFT operations. The latency can be improved from (N/2)+(N/ 2)logN, to (N/2+2)+(N/4)logN, further to [N/2+2]+(N/8) logN, at the cost of increased hardware. Results show that the developed parallel memory-based architecture can achieve a latency of 140 us with 2.425 mm2 in area for N=8192, which is well suitable for being implemented in DVB-T/H.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信