Sunyoung Kim, Namjun Cho, Seong-Jun Song, Donghyun Kim, Kwanho Kim
{"title":"带有异构S-D DAC的0.9 v 96 /spl mu/W数字助听器芯片","authors":"Sunyoung Kim, Namjun Cho, Seong-Jun Song, Donghyun Kim, Kwanho Kim","doi":"10.1109/VLSIC.2006.1705309","DOIUrl":null,"url":null,"abstract":"A full chip implementation of a low-power digital hearing aid is reported. It is composed of preamplifier, Sigma-Delta ADC, DSP and Sigma-Delta DAC with low-power technique. The hardwired DSP has 6 parameters to reduce power consumption with high flexibility. The Sigma-Delta DAC adopts heterogeneous frequency to reduce power consumption further. The proposed digital hearing aid chip achieves 79-dB peak SNR and dissipates 96-muW from a single 0.9-V supply. The core area is 2.7-mm2 in a 0.18-mum standard CMOS technology","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":" 5","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 0.9-V 96-/spl mu/W Digital Hearing Aid Chip with Heterogeneous S-D DAC\",\"authors\":\"Sunyoung Kim, Namjun Cho, Seong-Jun Song, Donghyun Kim, Kwanho Kim\",\"doi\":\"10.1109/VLSIC.2006.1705309\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A full chip implementation of a low-power digital hearing aid is reported. It is composed of preamplifier, Sigma-Delta ADC, DSP and Sigma-Delta DAC with low-power technique. The hardwired DSP has 6 parameters to reduce power consumption with high flexibility. The Sigma-Delta DAC adopts heterogeneous frequency to reduce power consumption further. The proposed digital hearing aid chip achieves 79-dB peak SNR and dissipates 96-muW from a single 0.9-V supply. The core area is 2.7-mm2 in a 0.18-mum standard CMOS technology\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\" 5\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705309\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705309","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 0.9-V 96-/spl mu/W Digital Hearing Aid Chip with Heterogeneous S-D DAC
A full chip implementation of a low-power digital hearing aid is reported. It is composed of preamplifier, Sigma-Delta ADC, DSP and Sigma-Delta DAC with low-power technique. The hardwired DSP has 6 parameters to reduce power consumption with high flexibility. The Sigma-Delta DAC adopts heterogeneous frequency to reduce power consumption further. The proposed digital hearing aid chip achieves 79-dB peak SNR and dissipates 96-muW from a single 0.9-V supply. The core area is 2.7-mm2 in a 0.18-mum standard CMOS technology
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
