A. Mohamed, S. Boumaiza, I. Zine-El-Abidine, R. Mansour
{"title":"频率敏捷单片GaN多尔蒂功率放大器","authors":"A. Mohamed, S. Boumaiza, I. Zine-El-Abidine, R. Mansour","doi":"10.1109/CSICS.2013.6659226","DOIUrl":null,"url":null,"abstract":"This paper proposes a monolithic GaN Doherty power amplifier (DPA) capable of efficiently amplifying communication signals located in multiple widely spaced wireless frequency bands. The proposed monolithic DPA incorporates a number of microelectromechanical systems switches which were used to mitigate the variation of the DPA circuit parameters within the operating frequency. A systematic design methodology was used to optimize the size and complexity of the frequency agile DPA thus locating the reconfigurability out of the combining network so that this latter can be kept off-chip. A monolithic DPA was designed and fabricated using the Canadian Photonics Fabrication Centre GaN500 monolithic microwave integrated circuit (MMIC) process (0.5 um gate length) which was operated at 1.7GHz, 2.14GHz and 2.6GHz. The preliminary measurement results demonstrated drain efficiency higher than 50% for power levels up to 6dB back-off from the peak output power.","PeriodicalId":257256,"journal":{"name":"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Frequency Agile Monolithic GaN Doherty Power Amplifier\",\"authors\":\"A. Mohamed, S. Boumaiza, I. Zine-El-Abidine, R. Mansour\",\"doi\":\"10.1109/CSICS.2013.6659226\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a monolithic GaN Doherty power amplifier (DPA) capable of efficiently amplifying communication signals located in multiple widely spaced wireless frequency bands. The proposed monolithic DPA incorporates a number of microelectromechanical systems switches which were used to mitigate the variation of the DPA circuit parameters within the operating frequency. A systematic design methodology was used to optimize the size and complexity of the frequency agile DPA thus locating the reconfigurability out of the combining network so that this latter can be kept off-chip. A monolithic DPA was designed and fabricated using the Canadian Photonics Fabrication Centre GaN500 monolithic microwave integrated circuit (MMIC) process (0.5 um gate length) which was operated at 1.7GHz, 2.14GHz and 2.6GHz. The preliminary measurement results demonstrated drain efficiency higher than 50% for power levels up to 6dB back-off from the peak output power.\",\"PeriodicalId\":257256,\"journal\":{\"name\":\"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS.2013.6659226\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2013.6659226","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Frequency Agile Monolithic GaN Doherty Power Amplifier
This paper proposes a monolithic GaN Doherty power amplifier (DPA) capable of efficiently amplifying communication signals located in multiple widely spaced wireless frequency bands. The proposed monolithic DPA incorporates a number of microelectromechanical systems switches which were used to mitigate the variation of the DPA circuit parameters within the operating frequency. A systematic design methodology was used to optimize the size and complexity of the frequency agile DPA thus locating the reconfigurability out of the combining network so that this latter can be kept off-chip. A monolithic DPA was designed and fabricated using the Canadian Photonics Fabrication Centre GaN500 monolithic microwave integrated circuit (MMIC) process (0.5 um gate length) which was operated at 1.7GHz, 2.14GHz and 2.6GHz. The preliminary measurement results demonstrated drain efficiency higher than 50% for power levels up to 6dB back-off from the peak output power.