用于多通道盲反褶积和源分离的可扩展VLSI架构

H. Pan, D. Xia, S. Douglas, K.F. Smith
{"title":"用于多通道盲反褶积和源分离的可扩展VLSI架构","authors":"H. Pan, D. Xia, S. Douglas, K.F. Smith","doi":"10.1109/SIPS.1998.715792","DOIUrl":null,"url":null,"abstract":"In this paper, we describe a scalable VLSI architecture for a signal processing system that separates multiple independent source signals from a set of linear, convolved mixtures. The architecture employs a recently-proposed entropy-based algorithm and consists of a two dimensional array of interconnected chips, each of which implements a two-input, two-output signal separation system. With a maximum of 255 filter coefficients per input-output channel. Chip communication is realized via separate state machines within each chip to simplify the design and enable its scalability to larger tasks. An application of the architecture to speech separation is described.","PeriodicalId":151031,"journal":{"name":"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A scalable VLSI architecture for multichannel blind deconvolution and source separation\",\"authors\":\"H. Pan, D. Xia, S. Douglas, K.F. Smith\",\"doi\":\"10.1109/SIPS.1998.715792\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we describe a scalable VLSI architecture for a signal processing system that separates multiple independent source signals from a set of linear, convolved mixtures. The architecture employs a recently-proposed entropy-based algorithm and consists of a two dimensional array of interconnected chips, each of which implements a two-input, two-output signal separation system. With a maximum of 255 filter coefficients per input-output channel. Chip communication is realized via separate state machines within each chip to simplify the design and enable its scalability to larger tasks. An application of the architecture to speech separation is described.\",\"PeriodicalId\":151031,\"journal\":{\"name\":\"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-10-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIPS.1998.715792\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.1998.715792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在本文中,我们描述了一个用于信号处理系统的可扩展VLSI架构,该系统将多个独立源信号从一组线性卷积混合信号中分离出来。该架构采用了最近提出的基于熵的算法,由互连芯片的二维阵列组成,每个芯片都实现了一个双输入、双输出的信号分离系统。每个输入输出通道最多有255个滤波器系数。芯片通信通过每个芯片内单独的状态机实现,以简化设计并使其可扩展到更大的任务。描述了该体系结构在语音分离中的应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A scalable VLSI architecture for multichannel blind deconvolution and source separation
In this paper, we describe a scalable VLSI architecture for a signal processing system that separates multiple independent source signals from a set of linear, convolved mixtures. The architecture employs a recently-proposed entropy-based algorithm and consists of a two dimensional array of interconnected chips, each of which implements a two-input, two-output signal separation system. With a maximum of 255 filter coefficients per input-output channel. Chip communication is realized via separate state machines within each chip to simplify the design and enable its scalability to larger tasks. An application of the architecture to speech separation is described.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信