用于高数据速率系统的带相位校准环路的全数字相位调制器

Yong-Chang Choi, Sang-Sun Yoo, Hyung-Joun Yoo
{"title":"用于高数据速率系统的带相位校准环路的全数字相位调制器","authors":"Yong-Chang Choi, Sang-Sun Yoo, Hyung-Joun Yoo","doi":"10.1109/ISOCC.2017.8368865","DOIUrl":null,"url":null,"abstract":"This paper presents a digital phase modulator for wide bandwidth polar transmitters. It adopts a digital-to-time converter (DTC) and high-speed phase calibration loop that improves sampling rate for the same phase resolution. The DTC consists of a chain delay line with different delay cells to generate a small phase. A feedback loop based on a novel time-to-digital converter (TDC) nested inside the phase modulator sets the DTC output phase accurately across the range of input digital code as well as over process, voltage, and temperature. By using the TDC-based feedback loop, the proposed phase modulator can achieve high sampling rate and small phase resolution. The phase modulator achieves 0.72 degree phase resolution and 40 MS/s sampling rate while consuming 8 mW of power. This phase modulator is implemented in a 180 nm CMOS technology and occupies 0.3 mm2.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A fully-digital phase modulator with phase calibration loop for high data-rate systems\",\"authors\":\"Yong-Chang Choi, Sang-Sun Yoo, Hyung-Joun Yoo\",\"doi\":\"10.1109/ISOCC.2017.8368865\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a digital phase modulator for wide bandwidth polar transmitters. It adopts a digital-to-time converter (DTC) and high-speed phase calibration loop that improves sampling rate for the same phase resolution. The DTC consists of a chain delay line with different delay cells to generate a small phase. A feedback loop based on a novel time-to-digital converter (TDC) nested inside the phase modulator sets the DTC output phase accurately across the range of input digital code as well as over process, voltage, and temperature. By using the TDC-based feedback loop, the proposed phase modulator can achieve high sampling rate and small phase resolution. The phase modulator achieves 0.72 degree phase resolution and 40 MS/s sampling rate while consuming 8 mW of power. This phase modulator is implemented in a 180 nm CMOS technology and occupies 0.3 mm2.\",\"PeriodicalId\":248826,\"journal\":{\"name\":\"2017 International SoC Design Conference (ISOCC)\",\"volume\":\"68 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC.2017.8368865\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368865","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于宽带极化发射机的数字相位调制器。它采用数字时间转换器(DTC)和高速相位校准环路,提高了相同相位分辨率下的采样率。DTC由具有不同延迟单元的链式延迟线组成,以产生一个小相位。基于嵌套在相位调制器内的新型时间-数字转换器(TDC)的反馈回路在输入数字代码以及过程、电压和温度的范围内精确地设置DTC输出相位。采用基于tdc的反馈环路,可以实现高采样率和小相位分辨率的相位调制器。相位调制器的相位分辨率为0.72度,采样率为40 MS/s,功耗为8 mW。该相位调制器采用180 nm CMOS技术,占地0.3 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A fully-digital phase modulator with phase calibration loop for high data-rate systems
This paper presents a digital phase modulator for wide bandwidth polar transmitters. It adopts a digital-to-time converter (DTC) and high-speed phase calibration loop that improves sampling rate for the same phase resolution. The DTC consists of a chain delay line with different delay cells to generate a small phase. A feedback loop based on a novel time-to-digital converter (TDC) nested inside the phase modulator sets the DTC output phase accurately across the range of input digital code as well as over process, voltage, and temperature. By using the TDC-based feedback loop, the proposed phase modulator can achieve high sampling rate and small phase resolution. The phase modulator achieves 0.72 degree phase resolution and 40 MS/s sampling rate while consuming 8 mW of power. This phase modulator is implemented in a 180 nm CMOS technology and occupies 0.3 mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信