Seungwooi Lee, C. Yoo, Wonchan Kim, Hyun-Kyu Ryn, Wonchul Song
{"title":"1 GHz CMOS下变频混频器","authors":"Seungwooi Lee, C. Yoo, Wonchan Kim, Hyun-Kyu Ryn, Wonchul Song","doi":"10.1109/ISCE.1997.658368","DOIUrl":null,"url":null,"abstract":"A 1 GHz CMOS down-conversion mixer is described. The mixer is of differential architecture where the common-mode feedback circuit is eliminated by employing robust loads. Cascode stages are used to reduce the LO-to-RF feedthrough which is measured to be -79 dB. A prototype mixer was implemented in a standard 0.8 /spl mu/m CMOS process and consumes 7.3 mW at 3.3 V supply. The power conversion gain is -0.8 dB. The noise figure and the input IP3 are 19 dB and 0.6 dBm, respectively.","PeriodicalId":393861,"journal":{"name":"ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"1 GHz CMOS down-conversion mixer\",\"authors\":\"Seungwooi Lee, C. Yoo, Wonchan Kim, Hyun-Kyu Ryn, Wonchul Song\",\"doi\":\"10.1109/ISCE.1997.658368\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 1 GHz CMOS down-conversion mixer is described. The mixer is of differential architecture where the common-mode feedback circuit is eliminated by employing robust loads. Cascode stages are used to reduce the LO-to-RF feedthrough which is measured to be -79 dB. A prototype mixer was implemented in a standard 0.8 /spl mu/m CMOS process and consumes 7.3 mW at 3.3 V supply. The power conversion gain is -0.8 dB. The noise figure and the input IP3 are 19 dB and 0.6 dBm, respectively.\",\"PeriodicalId\":393861,\"journal\":{\"name\":\"ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-12-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCE.1997.658368\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCE.1997.658368","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 1 GHz CMOS down-conversion mixer is described. The mixer is of differential architecture where the common-mode feedback circuit is eliminated by employing robust loads. Cascode stages are used to reduce the LO-to-RF feedthrough which is measured to be -79 dB. A prototype mixer was implemented in a standard 0.8 /spl mu/m CMOS process and consumes 7.3 mW at 3.3 V supply. The power conversion gain is -0.8 dB. The noise figure and the input IP3 are 19 dB and 0.6 dBm, respectively.