集成DC-DC变换器设计，提高了SiGe BiCMOS技术中WCDMA功率放大器的效率

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. Pub Date : 2003-08-25 DOI:10.1145/871506.871617

D. Guckenberger, K. Kornegay

{"title":"集成DC-DC变换器设计，提高了SiGe BiCMOS技术中WCDMA功率放大器的效率","authors":"D. Guckenberger, K. Kornegay","doi":"10.1145/871506.871617","DOIUrl":null,"url":null,"abstract":"We present a DC-DC converter design for on-chip integration with a WCDMA power amplifier to provide supply voltage modulation and efficiency enhancement. It operates from a 3.3 V supply using 0.35 /spl mu/m 'high-breakdown' CMOS transistors available in IBM's SiGe BiCMOS 6H:P process. Five selectable output voltage levels are available ranging from 1.3 V to 3.3 V. The converter is optimized for operation at 88.7 MHz. Simulation results show an average efficiency of 78.8% over the power amplifier operating conditions and a peak enabled efficiency of 86%. CCM-DCM mode switching and transistor width switching are used to minimize losses at the different output voltage and current load levels.","PeriodicalId":355883,"journal":{"name":"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-08-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":"{\"title\":\"Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology\",\"authors\":\"D. Guckenberger, K. Kornegay\",\"doi\":\"10.1145/871506.871617\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a DC-DC converter design for on-chip integration with a WCDMA power amplifier to provide supply voltage modulation and efficiency enhancement. It operates from a 3.3 V supply using 0.35 /spl mu/m 'high-breakdown' CMOS transistors available in IBM's SiGe BiCMOS 6H:P process. Five selectable output voltage levels are available ranging from 1.3 V to 3.3 V. The converter is optimized for operation at 88.7 MHz. Simulation results show an average efficiency of 78.8% over the power amplifier operating conditions and a peak enabled efficiency of 86%. CCM-DCM mode switching and transistor width switching are used to minimize losses at the different output voltage and current load levels.\",\"PeriodicalId\":355883,\"journal\":{\"name\":\"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-08-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"20\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/871506.871617\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/871506.871617","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 20

摘要

我们提出了一种DC-DC转换器设计，用于与WCDMA功率放大器的片上集成，以提供电源电压调制和效率提高。它使用IBM SiGe BiCMOS 6H:P工艺中的0.35 /spl mu/m“高击穿”CMOS晶体管，从3.3 V电源运行。五个可选择的输出电压水平，范围从1.3 V到3.3 V。该转换器的工作频率为88.7 MHz。仿真结果表明，在功率放大器工作条件下，平均效率为78.8%，峰值使能效率为86%。CCM-DCM模式开关和晶体管宽度开关用于在不同输出电压和电流负载水平下最小化损耗。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology

We present a DC-DC converter design for on-chip integration with a WCDMA power amplifier to provide supply voltage modulation and efficiency enhancement. It operates from a 3.3 V supply using 0.35 /spl mu/m 'high-breakdown' CMOS transistors available in IBM's SiGe BiCMOS 6H:P process. Five selectable output voltage levels are available ranging from 1.3 V to 3.3 V. The converter is optimized for operation at 88.7 MHz. Simulation results show an average efficiency of 78.8% over the power amplifier operating conditions and a peak enabled efficiency of 86%. CCM-DCM mode switching and transistor width switching are used to minimize losses at the different output voltage and current load levels.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.

自引率

0.00%

发文量