一个3至5 ghz超宽带脉冲无线电发射机在90nm CMOS

2008 IEEE Radio Frequency Integrated Circuits Symposium Pub Date : 2008-07-15 DOI:10.1109/RFIC.2008.4561380

A. Jha, R. Gharpurey, P. Kinget

{"title":"一个3至5 ghz超宽带脉冲无线电发射机在90nm CMOS","authors":"A. Jha, R. Gharpurey, P. Kinget","doi":"10.1109/RFIC.2008.4561380","DOIUrl":null,"url":null,"abstract":"We describe a dual conversion, 3-5 GHz UWB pulse radio transmitter architecture using interleaved, IF digital-to-analog converters (DACs) followed by a partial-order hold reconstruction filters that eliminate sampling images, and an RF upconverter. 1.25 nJ is spent per pulse for a pulse-repetition rate (PRR) of 100 MHz while achieving a broadband image cancellation of 42 dBc.","PeriodicalId":253375,"journal":{"name":"2008 IEEE Radio Frequency Integrated Circuits Symposium","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 3 to 5-GHz UWB pulse radio transmitter in 90nm CMOS\",\"authors\":\"A. Jha, R. Gharpurey, P. Kinget\",\"doi\":\"10.1109/RFIC.2008.4561380\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We describe a dual conversion, 3-5 GHz UWB pulse radio transmitter architecture using interleaved, IF digital-to-analog converters (DACs) followed by a partial-order hold reconstruction filters that eliminate sampling images, and an RF upconverter. 1.25 nJ is spent per pulse for a pulse-repetition rate (PRR) of 100 MHz while achieving a broadband image cancellation of 42 dBc.\",\"PeriodicalId\":253375,\"journal\":{\"name\":\"2008 IEEE Radio Frequency Integrated Circuits Symposium\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-07-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE Radio Frequency Integrated Circuits Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2008.4561380\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2008.4561380","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

我们描述了一个双转换，3-5 GHz UWB脉冲无线电发射机架构，使用交错，中频数模转换器(dac)，然后是消除采样图像的部分阶保持重构滤波器和射频上转换器。为实现100 MHz的脉冲重复率(PRR)，每个脉冲花费1.25 nJ，同时实现42 dBc的宽带图像对消。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 3 to 5-GHz UWB pulse radio transmitter in 90nm CMOS

We describe a dual conversion, 3-5 GHz UWB pulse radio transmitter architecture using interleaved, IF digital-to-analog converters (DACs) followed by a partial-order hold reconstruction filters that eliminate sampling images, and an RF upconverter. 1.25 nJ is spent per pulse for a pulse-repetition rate (PRR) of 100 MHz while achieving a broadband image cancellation of 42 dBc.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2008 IEEE Radio Frequency Integrated Circuits Symposium

自引率

0.00%

发文量