18Gb/s光IO: VCSEL驱动和TIA在90nm CMOS

A. Kern, A. Chandrakasan, I. Young
{"title":"18Gb/s光IO: VCSEL驱动和TIA在90nm CMOS","authors":"A. Kern, A. Chandrakasan, I. Young","doi":"10.1109/VLSIC.2007.4342749","DOIUrl":null,"url":null,"abstract":"An 18 Gb/s optical data rate is achieved with a commercial GaAs VCSEL by applying rising and falling edge pre-emphasis with a 90 nm CMOS driver. The pre-emphasis pulse shape can be digitally adjusted with time resolution less than one bit period. The TIA receiver has cross-coupled cascodes to increase the amplifier gain/bandwidth and operates at 12.5 Gb/s to 18 Gb/s depending on the input capacitance.","PeriodicalId":261092,"journal":{"name":"2007 IEEE Symposium on VLSI Circuits","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":"{\"title\":\"18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOS\",\"authors\":\"A. Kern, A. Chandrakasan, I. Young\",\"doi\":\"10.1109/VLSIC.2007.4342749\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An 18 Gb/s optical data rate is achieved with a commercial GaAs VCSEL by applying rising and falling edge pre-emphasis with a 90 nm CMOS driver. The pre-emphasis pulse shape can be digitally adjusted with time resolution less than one bit period. The TIA receiver has cross-coupled cascodes to increase the amplifier gain/bandwidth and operates at 12.5 Gb/s to 18 Gb/s depending on the input capacitance.\",\"PeriodicalId\":261092,\"journal\":{\"name\":\"2007 IEEE Symposium on VLSI Circuits\",\"volume\":\"40 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"25\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2007.4342749\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2007.4342749","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25

摘要

通过使用90 nm CMOS驱动器应用上升沿和下降沿预强调,商用GaAs VCSEL实现了18 Gb/s的光数据速率。预强调脉冲形状可以用小于一个比特周期的时间分辨率进行数字调整。TIA接收器具有交叉耦合级联码,以增加放大器增益/带宽,并根据输入电容在12.5 Gb/s至18 Gb/s之间工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOS
An 18 Gb/s optical data rate is achieved with a commercial GaAs VCSEL by applying rising and falling edge pre-emphasis with a 90 nm CMOS driver. The pre-emphasis pulse shape can be digitally adjusted with time resolution less than one bit period. The TIA receiver has cross-coupled cascodes to increase the amplifier gain/bandwidth and operates at 12.5 Gb/s to 18 Gb/s depending on the input capacitance.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信