FEMIP:一个高性能的基于fpga的特征提取器和匹配器，用于空间应用

2013 23rd International Conference on Field programmable Logic and Applications Pub Date : 2013-10-24 DOI:10.1109/FPL.2013.6645606

S. Carlo, Giulio Gambardella, P. Prinetto, Daniele Rolfo, Pascal Trotta, P. Lanza

{"title":"FEMIP:一个高性能的基于fpga的特征提取器和匹配器，用于空间应用","authors":"S. Carlo, Giulio Gambardella, P. Prinetto, Daniele Rolfo, Pascal Trotta, P. Lanza","doi":"10.1109/FPL.2013.6645606","DOIUrl":null,"url":null,"abstract":"Nowadays, Video-Based Navigation (VBN) is increasingly used in space-applications. The future space-missions will include this approach during the Entry, Descent and Landing (EDL) phase, in order to increase the landing point precision. This paper presents FEMIP: a high performance FPGA-based features extractor and matcher tuned for space applications. It outperforms the current state-of-the-art, ensuring a higher throughput and a lower hardware resources usage.","PeriodicalId":200435,"journal":{"name":"2013 23rd International Conference on Field programmable Logic and Applications","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"FEMIP: A high performance FPGA-based features extractor & matcher for space applications\",\"authors\":\"S. Carlo, Giulio Gambardella, P. Prinetto, Daniele Rolfo, Pascal Trotta, P. Lanza\",\"doi\":\"10.1109/FPL.2013.6645606\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Nowadays, Video-Based Navigation (VBN) is increasingly used in space-applications. The future space-missions will include this approach during the Entry, Descent and Landing (EDL) phase, in order to increase the landing point precision. This paper presents FEMIP: a high performance FPGA-based features extractor and matcher tuned for space applications. It outperforms the current state-of-the-art, ensuring a higher throughput and a lower hardware resources usage.\",\"PeriodicalId\":200435,\"journal\":{\"name\":\"2013 23rd International Conference on Field programmable Logic and Applications\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 23rd International Conference on Field programmable Logic and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FPL.2013.6645606\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 23rd International Conference on Field programmable Logic and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPL.2013.6645606","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 6

摘要

目前，基于视频的导航技术在空间应用中的应用越来越广泛。未来的太空任务将在进入、下降和着陆(EDL)阶段采用这种方法，以提高着陆点的精度。本文介绍了FEMIP:一种高性能的基于fpga的特征提取器和匹配器，用于空间应用。它优于当前最先进的技术，确保更高的吞吐量和更低的硬件资源使用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

FEMIP: A high performance FPGA-based features extractor & matcher for space applications

Nowadays, Video-Based Navigation (VBN) is increasingly used in space-applications. The future space-missions will include this approach during the Entry, Descent and Landing (EDL) phase, in order to increase the landing point precision. This paper presents FEMIP: a high performance FPGA-based features extractor and matcher tuned for space applications. It outperforms the current state-of-the-art, ensuring a higher throughput and a lower hardware resources usage.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 23rd International Conference on Field programmable Logic and Applications

自引率

0.00%

发文量