Naftali Weiss, G. Cooke, P. Schvan, P. Chevalier, A. Cathelin, S. Voinigescu
{"title":"200-GS/s ADC前端采用25%占空比正交时钟发生器","authors":"Naftali Weiss, G. Cooke, P. Schvan, P. Chevalier, A. Cathelin, S. Voinigescu","doi":"10.1109/ESSCIRC53450.2021.9567791","DOIUrl":null,"url":null,"abstract":"A 55nm SiGe BiCMOS ADC front-end is reported with record 200-GS/s sampling rate and SNDR larger than 32 dB and 25.3 dB up to 45 GHz and 63 GHz, respectively. This performance is enabled by the architecture of the front-end with a single level of samplers which maximizes bandwidth and linearity, by the reduced-voltage MOS CML switch, and by a dc-to-62 GHz, 25% duty-cycle non-overlapping quadrature clock generator. The total power consumption of the ADC front-end is 635 mW.","PeriodicalId":129785,"journal":{"name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"200-GS/s ADC Front-End Employing 25% Duty Cycle Quadrature Clock Generator\",\"authors\":\"Naftali Weiss, G. Cooke, P. Schvan, P. Chevalier, A. Cathelin, S. Voinigescu\",\"doi\":\"10.1109/ESSCIRC53450.2021.9567791\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 55nm SiGe BiCMOS ADC front-end is reported with record 200-GS/s sampling rate and SNDR larger than 32 dB and 25.3 dB up to 45 GHz and 63 GHz, respectively. This performance is enabled by the architecture of the front-end with a single level of samplers which maximizes bandwidth and linearity, by the reduced-voltage MOS CML switch, and by a dc-to-62 GHz, 25% duty-cycle non-overlapping quadrature clock generator. The total power consumption of the ADC front-end is 635 mW.\",\"PeriodicalId\":129785,\"journal\":{\"name\":\"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC53450.2021.9567791\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC53450.2021.9567791","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 55nm SiGe BiCMOS ADC front-end is reported with record 200-GS/s sampling rate and SNDR larger than 32 dB and 25.3 dB up to 45 GHz and 63 GHz, respectively. This performance is enabled by the architecture of the front-end with a single level of samplers which maximizes bandwidth and linearity, by the reduced-voltage MOS CML switch, and by a dc-to-62 GHz, 25% duty-cycle non-overlapping quadrature clock generator. The total power consumption of the ADC front-end is 635 mW.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
