Antonio José Sobrinho de Sousa, F. Andrade, Hildeloi dos Santos, Gabriele Costa Goncalves, M. D. Pereira, E. Santana, A. Cunha
{"title":"CMOS模拟四象限乘法器无电压基准发生器","authors":"Antonio José Sobrinho de Sousa, F. Andrade, Hildeloi dos Santos, Gabriele Costa Goncalves, M. D. Pereira, E. Santana, A. Cunha","doi":"10.1145/3338852.3339870","DOIUrl":null,"url":null,"abstract":"This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring $\\pm 50\\ \\mathrm{mV}$ input voltage range, $60\\ \\mu\\mathrm{W}$ static power and −25 dB maximum THD. The active area is $346\\ \\mu\\mathrm{m}^{2}$.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators\",\"authors\":\"Antonio José Sobrinho de Sousa, F. Andrade, Hildeloi dos Santos, Gabriele Costa Goncalves, M. D. Pereira, E. Santana, A. Cunha\",\"doi\":\"10.1145/3338852.3339870\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring $\\\\pm 50\\\\ \\\\mathrm{mV}$ input voltage range, $60\\\\ \\\\mu\\\\mathrm{W}$ static power and −25 dB maximum THD. The active area is $346\\\\ \\\\mu\\\\mathrm{m}^{2}$.\",\"PeriodicalId\":184401,\"journal\":{\"name\":\"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-08-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3338852.3339870\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3338852.3339870","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring $\pm 50\ \mathrm{mV}$ input voltage range, $60\ \mu\mathrm{W}$ static power and −25 dB maximum THD. The active area is $346\ \mu\mathrm{m}^{2}$.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
