M. Grozing, J. Digel, Thomas Veigel, R. Bieg, Jianxiong Zhang, Simon Brandl, Martin Schmidt, C. Haslach, Daniel Markert, W. Templ
{"title":"一种28nm FDSOI CMOS射频脉宽和脉位调制器集成电路","authors":"M. Grozing, J. Digel, Thomas Veigel, R. Bieg, Jianxiong Zhang, Simon Brandl, Martin Schmidt, C. Haslach, Daniel Markert, W. Templ","doi":"10.1109/NORCHIP.2018.8573465","DOIUrl":null,"url":null,"abstract":"A pulse-width and pulse-position modulator (PWPM) IC for RF carriers from 170 MHz to 2.8 GHz is presented. The IC features a digital 5 bit pulse-width (PW) and 6 bit pulse-center (PC) input interface, updated at the RF carrier frequency, a small arithmetic unit, two delay locked loops with a new phase detector, two phase selectors, CMOS pulse logic and two differential binary RF outputs. At 900 MHz, a 14 MBd 256-QAM (112 Mb/s) signal with an EVM of 1.83 % and an ACLR of -45 dB is shown. At 2016 MHz, an ultra-broadband 504 MBd 16-QAM (2.016 Gb/s) signal with an EVM of 13.5 % and a BER of 1.5·10-4 is demonstrated. The IC is implemented in a 28 nm fully depleted silicon-on-insulator (FDSOI) CMOS technology and runs from a 1.0 V supply. It consumes 38 mW at 900 MHz and 58 mW at 2016 MHz carrier frequency.","PeriodicalId":152077,"journal":{"name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A RF Pulse-Width and Pulse-Position Modulator IC in 28 nm FDSOI CMOS\",\"authors\":\"M. Grozing, J. Digel, Thomas Veigel, R. Bieg, Jianxiong Zhang, Simon Brandl, Martin Schmidt, C. Haslach, Daniel Markert, W. Templ\",\"doi\":\"10.1109/NORCHIP.2018.8573465\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A pulse-width and pulse-position modulator (PWPM) IC for RF carriers from 170 MHz to 2.8 GHz is presented. The IC features a digital 5 bit pulse-width (PW) and 6 bit pulse-center (PC) input interface, updated at the RF carrier frequency, a small arithmetic unit, two delay locked loops with a new phase detector, two phase selectors, CMOS pulse logic and two differential binary RF outputs. At 900 MHz, a 14 MBd 256-QAM (112 Mb/s) signal with an EVM of 1.83 % and an ACLR of -45 dB is shown. At 2016 MHz, an ultra-broadband 504 MBd 16-QAM (2.016 Gb/s) signal with an EVM of 13.5 % and a BER of 1.5·10-4 is demonstrated. The IC is implemented in a 28 nm fully depleted silicon-on-insulator (FDSOI) CMOS technology and runs from a 1.0 V supply. It consumes 38 mW at 900 MHz and 58 mW at 2016 MHz carrier frequency.\",\"PeriodicalId\":152077,\"journal\":{\"name\":\"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHIP.2018.8573465\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHIP.2018.8573465","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A RF Pulse-Width and Pulse-Position Modulator IC in 28 nm FDSOI CMOS
A pulse-width and pulse-position modulator (PWPM) IC for RF carriers from 170 MHz to 2.8 GHz is presented. The IC features a digital 5 bit pulse-width (PW) and 6 bit pulse-center (PC) input interface, updated at the RF carrier frequency, a small arithmetic unit, two delay locked loops with a new phase detector, two phase selectors, CMOS pulse logic and two differential binary RF outputs. At 900 MHz, a 14 MBd 256-QAM (112 Mb/s) signal with an EVM of 1.83 % and an ACLR of -45 dB is shown. At 2016 MHz, an ultra-broadband 504 MBd 16-QAM (2.016 Gb/s) signal with an EVM of 13.5 % and a BER of 1.5·10-4 is demonstrated. The IC is implemented in a 28 nm fully depleted silicon-on-insulator (FDSOI) CMOS technology and runs from a 1.0 V supply. It consumes 38 mW at 900 MHz and 58 mW at 2016 MHz carrier frequency.