一种16- 18ghz 0.18 m Epi-CMOS分频器

Hui Wu, Lin Zhang
{"title":"一种16- 18ghz 0.18 m Epi-CMOS分频器","authors":"Hui Wu, Lin Zhang","doi":"10.1109/ISSCC.2006.1696312","DOIUrl":null,"url":null,"abstract":"A new injection-locked frequency divider (ILFD) topology is proposed for divide-by-odd-number operation. An 18 GHz divide-by-3 prototype is implemented using 0.18mum standard digital CMOS with low-resistivity substrate. It achieves 1 GHz locking range with 3.4dBm injection power, which increases to 3.2GHz with built-in tuning. The phase noise is close to theoretical value of 9.5dB down from input","PeriodicalId":166617,"journal":{"name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"119","resultStr":"{\"title\":\"A 16-to-18GHz 0.18-m Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider\",\"authors\":\"Hui Wu, Lin Zhang\",\"doi\":\"10.1109/ISSCC.2006.1696312\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new injection-locked frequency divider (ILFD) topology is proposed for divide-by-odd-number operation. An 18 GHz divide-by-3 prototype is implemented using 0.18mum standard digital CMOS with low-resistivity substrate. It achieves 1 GHz locking range with 3.4dBm injection power, which increases to 3.2GHz with built-in tuning. The phase noise is close to theoretical value of 9.5dB down from input\",\"PeriodicalId\":166617,\"journal\":{\"name\":\"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"119\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2006.1696312\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2006.1696312","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 119

摘要

提出了一种新的注入锁定分频器(ILFD)拓扑,用于除奇数运算。采用低电阻率衬底的0.18 μ m标准数字CMOS实现了一个18 GHz / 3样机。在注入功率为3.4dBm的情况下实现1 GHz的锁定范围,内置调谐后增加到3.2GHz。从输入端向下,相位噪声接近理论值9.5dB
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 16-to-18GHz 0.18-m Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider
A new injection-locked frequency divider (ILFD) topology is proposed for divide-by-odd-number operation. An 18 GHz divide-by-3 prototype is implemented using 0.18mum standard digital CMOS with low-resistivity substrate. It achieves 1 GHz locking range with 3.4dBm injection power, which increases to 3.2GHz with built-in tuning. The phase noise is close to theoretical value of 9.5dB down from input
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信