I. Ji, B. Jeon, Young-Hwan Choi, Soo-Seong Kim, M. Han, Yearn-Ik Choi
{"title":"采用浮动p井设计了600V PT-IGBT故障保护电路,提高了雪崩能量","authors":"I. Ji, B. Jeon, Young-Hwan Choi, Soo-Seong Kim, M. Han, Yearn-Ik Choi","doi":"10.1109/ISPSD.2005.1487957","DOIUrl":null,"url":null,"abstract":"A fault protection circuit, which detects over-voltage under short circuit fault, of IGBT for the improved undamped inductive switching (UIS) capability using floating p-well is proposed and fabricated. Experimental results show that the proposed circuit successfully exhibits the reduction of collector current under fault condition when the protection circuit detects the fault signal and immediately lowers gate voltage. We have also verified the operation of the proposed circuit and device by employing the measurement under hard switching fault (HSF) and fault under load (FUL) conditions and two-dimensional mixed-mode simulation.","PeriodicalId":154808,"journal":{"name":"Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A new fault protection circuit of 600V PT-IGBT for the improved avalanche energy employing the floating p-well\",\"authors\":\"I. Ji, B. Jeon, Young-Hwan Choi, Soo-Seong Kim, M. Han, Yearn-Ik Choi\",\"doi\":\"10.1109/ISPSD.2005.1487957\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fault protection circuit, which detects over-voltage under short circuit fault, of IGBT for the improved undamped inductive switching (UIS) capability using floating p-well is proposed and fabricated. Experimental results show that the proposed circuit successfully exhibits the reduction of collector current under fault condition when the protection circuit detects the fault signal and immediately lowers gate voltage. We have also verified the operation of the proposed circuit and device by employing the measurement under hard switching fault (HSF) and fault under load (FUL) conditions and two-dimensional mixed-mode simulation.\",\"PeriodicalId\":154808,\"journal\":{\"name\":\"Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2005.1487957\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2005.1487957","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A new fault protection circuit of 600V PT-IGBT for the improved avalanche energy employing the floating p-well
A fault protection circuit, which detects over-voltage under short circuit fault, of IGBT for the improved undamped inductive switching (UIS) capability using floating p-well is proposed and fabricated. Experimental results show that the proposed circuit successfully exhibits the reduction of collector current under fault condition when the protection circuit detects the fault signal and immediately lowers gate voltage. We have also verified the operation of the proposed circuit and device by employing the measurement under hard switching fault (HSF) and fault under load (FUL) conditions and two-dimensional mixed-mode simulation.