瓦特级数字发射机，具有电压模式s类功率放大器和450 MHz频段的包络Delta-Sigma调制器

2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS) Pub Date : 2012-10-25 DOI:10.1109/CSICS.2012.6340086

S. Hori, A. Wentzel, M. Hayakawa, W. Heinrich, K. Kunihiro

{"title":"瓦特级数字发射机，具有电压模式s类功率放大器和450 MHz频段的包络Delta-Sigma调制器","authors":"S. Hori, A. Wentzel, M. Hayakawa, W. Heinrich, K. Kunihiro","doi":"10.1109/CSICS.2012.6340086","DOIUrl":null,"url":null,"abstract":"A single-bit high efficiency watt-class digital transmitter for the 450 MHz band is presented, using a GaN voltage-mode class-S power amplifier and a CMOS envelope ΔΣ modulator. The transmitter achieves 1.1 W output power with 69% drain efficiency for a 400 MHz WCDMA uplink signal, thus meeting the 3GPP specifications for ACLR. A power control from 0.45 W to 1.8 W is achieved by changing the supply voltage of the power amplifier from 20 V to 40 V, keeping the drain efficiency beyond 58% without any degradation of ACLR.","PeriodicalId":290079,"journal":{"name":"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A Watt-Class Digital Transmitter with a Voltage-Mode Class-S Power Amplifier and an Envelope Delta-Sigma Modulator for 450 MHz Band\",\"authors\":\"S. Hori, A. Wentzel, M. Hayakawa, W. Heinrich, K. Kunihiro\",\"doi\":\"10.1109/CSICS.2012.6340086\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A single-bit high efficiency watt-class digital transmitter for the 450 MHz band is presented, using a GaN voltage-mode class-S power amplifier and a CMOS envelope ΔΣ modulator. The transmitter achieves 1.1 W output power with 69% drain efficiency for a 400 MHz WCDMA uplink signal, thus meeting the 3GPP specifications for ACLR. A power control from 0.45 W to 1.8 W is achieved by changing the supply voltage of the power amplifier from 20 V to 40 V, keeping the drain efficiency beyond 58% without any degradation of ACLR.\",\"PeriodicalId\":290079,\"journal\":{\"name\":\"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS.2012.6340086\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2012.6340086","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 10

摘要

采用GaN电压模式s类功率放大器和CMOS包络ΔΣ调制器，设计了一种用于450 MHz频段的高效率单比特瓦特级数字发射机。在400 MHz WCDMA上行信号下，发射机输出功率为1.1 W，漏极效率为69%，满足3GPP ACLR规范。通过将功率放大器的供电电压从20 V改变为40 V，实现了从0.45 W到1.8 W的功率控制，使漏极效率保持在58%以上，而ACLR没有任何下降。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Watt-Class Digital Transmitter with a Voltage-Mode Class-S Power Amplifier and an Envelope Delta-Sigma Modulator for 450 MHz Band

A single-bit high efficiency watt-class digital transmitter for the 450 MHz band is presented, using a GaN voltage-mode class-S power amplifier and a CMOS envelope ΔΣ modulator. The transmitter achieves 1.1 W output power with 69% drain efficiency for a 400 MHz WCDMA uplink signal, thus meeting the 3GPP specifications for ACLR. A power control from 0.45 W to 1.8 W is achieved by changing the supply voltage of the power amplifier from 20 V to 40 V, keeping the drain efficiency beyond 58% without any degradation of ACLR.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)

自引率

0.00%

发文量