印刷电子门阵列电路的技术独立产率感知位置和路径策略

2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT) Pub Date : 2016-10-01 DOI:10.1109/CAD-TFT.2016.7785047

M. Llamas, J. Carrabina, L. Terés

{"title":"印刷电子门阵列电路的技术独立产率感知位置和路径策略","authors":"M. Llamas, J. Carrabina, L. Terés","doi":"10.1109/CAD-TFT.2016.7785047","DOIUrl":null,"url":null,"abstract":"We present a new Placement and Routing (P&R) strategy for implementing digital Organic/Flexible/Printed Electronics (PE) circuits based on an Inkjet-configurable Gate Array (IGA) design style together with digital printing personalization.","PeriodicalId":303429,"journal":{"name":"2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Technology independent yield-aware place & route strategy for printed electronics gate array circuits\",\"authors\":\"M. Llamas, J. Carrabina, L. Terés\",\"doi\":\"10.1109/CAD-TFT.2016.7785047\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a new Placement and Routing (P&R) strategy for implementing digital Organic/Flexible/Printed Electronics (PE) circuits based on an Inkjet-configurable Gate Array (IGA) design style together with digital printing personalization.\",\"PeriodicalId\":303429,\"journal\":{\"name\":\"2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CAD-TFT.2016.7785047\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CAD-TFT.2016.7785047","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

我们提出了一种基于喷墨可配置门阵列(IGA)设计风格和数字印刷个性化的数字有机/柔性/印刷电子(PE)电路的新布局和路由(P&R)策略。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Technology independent yield-aware place & route strategy for printed electronics gate array circuits

We present a new Placement and Routing (P&R) strategy for implementing digital Organic/Flexible/Printed Electronics (PE) circuits based on an Inkjet-configurable Gate Array (IGA) design style together with digital printing personalization.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 7th International Conference on Computer Aided Design for Thin-Film Transistor Technologies (CAD-TFT)

自引率

0.00%

发文量