两种新型通用可重构神经网络FPGA架构

A. Youssef, K. Mohammed, Amin Nasar
{"title":"两种新型通用可重构神经网络FPGA架构","authors":"A. Youssef, K. Mohammed, Amin Nasar","doi":"10.1109/ICAIET.2014.11","DOIUrl":null,"url":null,"abstract":"Two novel generic, scalable, and reconfigurable neural network architectures implemented using field programmable gate arrays (FPGAs) are presented in this paper. Previous Implementations of feed-forward Neural Networks face two major issues: 1) Limited resources available on the FPGA compared to the large number of multiplications required by Neural-Networks, 2) Limited reusability of the design when applied to the Neural-Network applications with different architectures. Our proposed implementations circumvent both issues. The designs' scalability allows the user to program and implement different applications with variable number of neurons, starting from one neuron to the maximum number of neurons in any layer, this is performed with programming-like ease and flexibility. A GUI was implemented to allow automatic configuration of the processors for different applications. Finally, Propositions for future work are outlined.","PeriodicalId":225159,"journal":{"name":"2014 4th International Conference on Artificial Intelligence with Applications in Engineering and Technology","volume":"1998 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-03-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Two Novel Generic, Reconfigurable Neural Network FPGA Architectures\",\"authors\":\"A. Youssef, K. Mohammed, Amin Nasar\",\"doi\":\"10.1109/ICAIET.2014.11\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Two novel generic, scalable, and reconfigurable neural network architectures implemented using field programmable gate arrays (FPGAs) are presented in this paper. Previous Implementations of feed-forward Neural Networks face two major issues: 1) Limited resources available on the FPGA compared to the large number of multiplications required by Neural-Networks, 2) Limited reusability of the design when applied to the Neural-Network applications with different architectures. Our proposed implementations circumvent both issues. The designs' scalability allows the user to program and implement different applications with variable number of neurons, starting from one neuron to the maximum number of neurons in any layer, this is performed with programming-like ease and flexibility. A GUI was implemented to allow automatic configuration of the processors for different applications. Finally, Propositions for future work are outlined.\",\"PeriodicalId\":225159,\"journal\":{\"name\":\"2014 4th International Conference on Artificial Intelligence with Applications in Engineering and Technology\",\"volume\":\"1998 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-03-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 4th International Conference on Artificial Intelligence with Applications in Engineering and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICAIET.2014.11\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 4th International Conference on Artificial Intelligence with Applications in Engineering and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAIET.2014.11","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了两种新颖的通用的、可扩展的、可重构的神经网络体系结构,采用现场可编程门阵列(fpga)实现。以前的前馈神经网络实现面临两个主要问题:1)与神经网络所需的大量乘法相比,FPGA上可用的资源有限;2)当应用于具有不同架构的神经网络应用时,设计的可重用性有限。我们提出的实现绕过了这两个问题。该设计的可扩展性允许用户使用可变数量的神经元编程和实现不同的应用程序,从一个神经元到任何层的最大神经元数量,这具有编程般的易用性和灵活性。实现了一个GUI,允许为不同的应用程序自动配置处理器。最后,对今后的工作提出了建议。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Two Novel Generic, Reconfigurable Neural Network FPGA Architectures
Two novel generic, scalable, and reconfigurable neural network architectures implemented using field programmable gate arrays (FPGAs) are presented in this paper. Previous Implementations of feed-forward Neural Networks face two major issues: 1) Limited resources available on the FPGA compared to the large number of multiplications required by Neural-Networks, 2) Limited reusability of the design when applied to the Neural-Network applications with different architectures. Our proposed implementations circumvent both issues. The designs' scalability allows the user to program and implement different applications with variable number of neurons, starting from one neuron to the maximum number of neurons in any layer, this is performed with programming-like ease and flexibility. A GUI was implemented to allow automatic configuration of the processors for different applications. Finally, Propositions for future work are outlined.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信