W. Liu, D. Hill, H. Chau, J. Sweder, T. Nagle, J. Delaney
{"title":"降低异质结双极晶体管基极集电极电容的横向蚀刻凹边技术","authors":"W. Liu, D. Hill, H. Chau, J. Sweder, T. Nagle, J. Delaney","doi":"10.1109/GAAS.1995.528986","DOIUrl":null,"url":null,"abstract":"We report a novel fabrication process aimed at reducing the parasitic junction capacitance of AlGaAs-GaAs heterojunction bipolar transistors. The process, named as the Laterally Etched Undercut (LEU) process, physically removes the extrinsic base-collector junction area and results in a cantilever structure. The DC, small-signal, and large-signal performances of the LEU devices are compared to those obtained from the conventional devices.","PeriodicalId":422183,"journal":{"name":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"23","resultStr":"{\"title\":\"Laterally etched undercut (LEU) technique to reduce base-collector capacitances in heterojunction bipolar transistors\",\"authors\":\"W. Liu, D. Hill, H. Chau, J. Sweder, T. Nagle, J. Delaney\",\"doi\":\"10.1109/GAAS.1995.528986\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report a novel fabrication process aimed at reducing the parasitic junction capacitance of AlGaAs-GaAs heterojunction bipolar transistors. The process, named as the Laterally Etched Undercut (LEU) process, physically removes the extrinsic base-collector junction area and results in a cantilever structure. The DC, small-signal, and large-signal performances of the LEU devices are compared to those obtained from the conventional devices.\",\"PeriodicalId\":422183,\"journal\":{\"name\":\"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995\",\"volume\":\"129 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-12-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"23\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1995.528986\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1995.528986","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Laterally etched undercut (LEU) technique to reduce base-collector capacitances in heterojunction bipolar transistors
We report a novel fabrication process aimed at reducing the parasitic junction capacitance of AlGaAs-GaAs heterojunction bipolar transistors. The process, named as the Laterally Etched Undercut (LEU) process, physically removes the extrinsic base-collector junction area and results in a cantilever structure. The DC, small-signal, and large-signal performances of the LEU devices are compared to those obtained from the conventional devices.