集成3G基带SoC的验证策略

Y. Mathys, André Chátelain
{"title":"集成3G基带SoC的验证策略","authors":"Y. Mathys, André Chátelain","doi":"10.1145/775832.775835","DOIUrl":null,"url":null,"abstract":"The verification strategy of the second generation Motorola baseband chip for the 3G wireless phone market is presented. The next generation of wireless phones supports multiple wireless protocols, high data bandwidth and a full range of multi-media applications running on an open OS. The baseband chip provides the integrated processing platform for such terminals. Baseband chips are among the most complex System-on-Chip (SoC) of this industry. The verification strategy to integrate such highly complex SoC is multi-fold and adaptive; hierarchical across the different abstraction levels with special emphasis on verification corners related to the abstraction level. The SoC architecture validation and optimization step should occur early-on in the design cycle but require high level modeling methodology to capture the complete hardware and mission critical use cases and deliver quantitative data on the architecture. Adaptive verification scenarios are discussed across the abstraction level and the SoC hierarchy, from stand-alone IP verification, through sub platforms and to the SoC level. A collection of metrics are presented and illustrate the efforts required to verify such complex SoC. We conclude with proposals and opportunities to enhance the SoC verification strategies based on the lessons learned.","PeriodicalId":167477,"journal":{"name":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":"{\"title\":\"Verification strategy for integration 3G baseband SoC\",\"authors\":\"Y. Mathys, André Chátelain\",\"doi\":\"10.1145/775832.775835\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The verification strategy of the second generation Motorola baseband chip for the 3G wireless phone market is presented. The next generation of wireless phones supports multiple wireless protocols, high data bandwidth and a full range of multi-media applications running on an open OS. The baseband chip provides the integrated processing platform for such terminals. Baseband chips are among the most complex System-on-Chip (SoC) of this industry. The verification strategy to integrate such highly complex SoC is multi-fold and adaptive; hierarchical across the different abstraction levels with special emphasis on verification corners related to the abstraction level. The SoC architecture validation and optimization step should occur early-on in the design cycle but require high level modeling methodology to capture the complete hardware and mission critical use cases and deliver quantitative data on the architecture. Adaptive verification scenarios are discussed across the abstraction level and the SoC hierarchy, from stand-alone IP verification, through sub platforms and to the SoC level. A collection of metrics are presented and illustrate the efforts required to verify such complex SoC. We conclude with proposals and opportunities to enhance the SoC verification strategies based on the lessons learned.\",\"PeriodicalId\":167477,\"journal\":{\"name\":\"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"15\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/775832.775835\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/775832.775835","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

摘要

提出了面向3G手机市场的第二代摩托罗拉基带芯片的验证策略。下一代无线电话支持多种无线协议、高数据带宽和在开放操作系统上运行的全方位多媒体应用程序。基带芯片为这些终端提供了集成处理平台。基带芯片是该行业中最复杂的片上系统(SoC)之一。集成这种高度复杂SoC的验证策略具有多重性和自适应性;跨不同抽象层次的分层,特别强调与抽象层次相关的验证角。SoC架构验证和优化步骤应该在设计周期的早期进行,但需要高级建模方法来捕获完整的硬件和关键任务用例,并提供有关架构的定量数据。从独立IP验证,到子平台,再到SoC级别,在抽象层和SoC层次上讨论了自适应验证场景。提出了一系列指标,并说明了验证这种复杂SoC所需的努力。最后,我们根据经验教训提出了改进SoC验证策略的建议和机会。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Verification strategy for integration 3G baseband SoC
The verification strategy of the second generation Motorola baseband chip for the 3G wireless phone market is presented. The next generation of wireless phones supports multiple wireless protocols, high data bandwidth and a full range of multi-media applications running on an open OS. The baseband chip provides the integrated processing platform for such terminals. Baseband chips are among the most complex System-on-Chip (SoC) of this industry. The verification strategy to integrate such highly complex SoC is multi-fold and adaptive; hierarchical across the different abstraction levels with special emphasis on verification corners related to the abstraction level. The SoC architecture validation and optimization step should occur early-on in the design cycle but require high level modeling methodology to capture the complete hardware and mission critical use cases and deliver quantitative data on the architecture. Adaptive verification scenarios are discussed across the abstraction level and the SoC hierarchy, from stand-alone IP verification, through sub platforms and to the SoC level. A collection of metrics are presented and illustrate the efforts required to verify such complex SoC. We conclude with proposals and opportunities to enhance the SoC verification strategies based on the lessons learned.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信