An ultra-low-voltage all-digital PLL for energy harvesting applications

A 2 GHz all-digital phase locked loop (ADPLL) with core components operating from a 300-mV supply is presented. Ultra-low voltage frequency division and phase/frequency quantization are performed by a ring oscillator that is superharmonically injection-locked to the digitally-controlled oscillator (DCO). An injection-locking technique is proposed which facilitates locking with no additional active devices, minimizing capacitive loading and maximizing the oscillation frequency of the divider at low voltage. The ADPLL is fabricated in a 65-nm CMOS process, and consumes a total of 780 μW, 720μW from a 300-mV supply (VDDL) and 60μW from a 600-mV supply (VDDH).