皮秒硅数字脉冲发生器

M. Assefzadeh, A. Babakhani
{"title":"皮秒硅数字脉冲发生器","authors":"M. Assefzadeh, A. Babakhani","doi":"10.1109/SIRF.2016.7445480","DOIUrl":null,"url":null,"abstract":"In this paper, a direct digital-to-impulse architecture is presented that generates impulses with a measured record pulse-width of shorter than 8psec and an output peak power of 6mW. It is shown that the timing of the generated impulses can be locked to the edge of an input trigger with a high timing accuracy. It is also shown that the peak amplitude of the impulses can be programmed. In addition to time-domain measurements, frequency-domain spectrum is measured from DC to 75GHz. At 75GHz, the generated impulses have a frequency stability of better than 4Hz at 20dB below peak. The impulse train also achieves a timing jitter of better than 240fsec. The chip is fabricated in a 130nm SiGe BiCMOS process.","PeriodicalId":138697,"journal":{"name":"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","volume":"133 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Picosecond digital-to-impulse generator in Silicon\",\"authors\":\"M. Assefzadeh, A. Babakhani\",\"doi\":\"10.1109/SIRF.2016.7445480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a direct digital-to-impulse architecture is presented that generates impulses with a measured record pulse-width of shorter than 8psec and an output peak power of 6mW. It is shown that the timing of the generated impulses can be locked to the edge of an input trigger with a high timing accuracy. It is also shown that the peak amplitude of the impulses can be programmed. In addition to time-domain measurements, frequency-domain spectrum is measured from DC to 75GHz. At 75GHz, the generated impulses have a frequency stability of better than 4Hz at 20dB below peak. The impulse train also achieves a timing jitter of better than 240fsec. The chip is fabricated in a 130nm SiGe BiCMOS process.\",\"PeriodicalId\":138697,\"journal\":{\"name\":\"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)\",\"volume\":\"133 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIRF.2016.7445480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIRF.2016.7445480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文提出了一种直接数字-脉冲结构,该结构产生的脉冲的测量记录脉冲宽度小于8psec,输出峰值功率为6mW。结果表明,所产生脉冲的定时可以锁定在输入触发器的边缘,具有较高的定时精度。还表明,脉冲的峰值幅度是可以编程的。除了时域测量外,还测量了从DC到75GHz的频域频谱。在75GHz时,产生的脉冲在峰值以下20dB处的频率稳定性优于4Hz。脉冲列车还实现了优于240秒的定时抖动。该芯片采用130纳米SiGe BiCMOS工艺制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Picosecond digital-to-impulse generator in Silicon
In this paper, a direct digital-to-impulse architecture is presented that generates impulses with a measured record pulse-width of shorter than 8psec and an output peak power of 6mW. It is shown that the timing of the generated impulses can be locked to the edge of an input trigger with a high timing accuracy. It is also shown that the peak amplitude of the impulses can be programmed. In addition to time-domain measurements, frequency-domain spectrum is measured from DC to 75GHz. At 75GHz, the generated impulses have a frequency stability of better than 4Hz at 20dB below peak. The impulse train also achieves a timing jitter of better than 240fsec. The chip is fabricated in a 130nm SiGe BiCMOS process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信