1.25 Gb/s全集成光接收器，用于SI-POF应用

2013 European Conference on Circuit Theory and Design (ECCTD) Pub Date : 2013-11-14 DOI:10.1109/ECCTD.2013.6662273

C. Gimeno, C. Sánchez-Azqueta, S. Celma, C. Aldea, C. Cahill

{"title":"1.25 Gb/s全集成光接收器，用于SI-POF应用","authors":"C. Gimeno, C. Sánchez-Azqueta, S. Celma, C. Aldea, C. Cahill","doi":"10.1109/ECCTD.2013.6662273","DOIUrl":null,"url":null,"abstract":"This paper presents the design of a 1.25 Gb/s fully integrated BiCMOS optical receiver for short reach applications through low-cost step index plastic optical fiber. The limited bandwidth caused by the fiber is compensated by a continuous-time equalizer. A low noise transimpedance amplifier with some peaking overcomes the limitation introduced by the integrated photodiode. A post-amplifier has been included to generate the required digital output levels. The design achieves 1.25 Gb/s through 50 m SI-POF with a power consumption of 148 mW and a sensitivity of -16.4 dBm for a BER of 10-12. Simulation results are provided.","PeriodicalId":342333,"journal":{"name":"2013 European Conference on Circuit Theory and Design (ECCTD)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 1.25 Gb/s fully integrated optical receiver for SI-POF applications\",\"authors\":\"C. Gimeno, C. Sánchez-Azqueta, S. Celma, C. Aldea, C. Cahill\",\"doi\":\"10.1109/ECCTD.2013.6662273\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design of a 1.25 Gb/s fully integrated BiCMOS optical receiver for short reach applications through low-cost step index plastic optical fiber. The limited bandwidth caused by the fiber is compensated by a continuous-time equalizer. A low noise transimpedance amplifier with some peaking overcomes the limitation introduced by the integrated photodiode. A post-amplifier has been included to generate the required digital output levels. The design achieves 1.25 Gb/s through 50 m SI-POF with a power consumption of 148 mW and a sensitivity of -16.4 dBm for a BER of 10-12. Simulation results are provided.\",\"PeriodicalId\":342333,\"journal\":{\"name\":\"2013 European Conference on Circuit Theory and Design (ECCTD)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 European Conference on Circuit Theory and Design (ECCTD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD.2013.6662273\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 European Conference on Circuit Theory and Design (ECCTD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD.2013.6662273","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

采用低成本的步进折射率塑料光纤，设计了一种1.25 Gb/s的全集成度BiCMOS短距离光接收机。由光纤引起的有限带宽由连续时间均衡器补偿。具有一定峰值的低噪声跨阻放大器克服了集成光电二极管所带来的限制。后置放大器已包括产生所需的数字输出电平。该设计通过50 m SI-POF实现1.25 Gb/s，功耗为148 mW，灵敏度为-16.4 dBm，误码率为10-12。给出了仿真结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1.25 Gb/s fully integrated optical receiver for SI-POF applications

This paper presents the design of a 1.25 Gb/s fully integrated BiCMOS optical receiver for short reach applications through low-cost step index plastic optical fiber. The limited bandwidth caused by the fiber is compensated by a continuous-time equalizer. A low noise transimpedance amplifier with some peaking overcomes the limitation introduced by the integrated photodiode. A post-amplifier has been included to generate the required digital output levels. The design achieves 1.25 Gb/s through 50 m SI-POF with a power consumption of 148 mW and a sensitivity of -16.4 dBm for a BER of 10-12. Simulation results are provided.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 European Conference on Circuit Theory and Design (ECCTD)

自引率

0.00%

发文量