三维互连电阻的快速准确提取:改进的准多介质加速边界元法

Xiren Wang, Deyan Liu, Wenjian Yu, Zeyi Wang
{"title":"三维互连电阻的快速准确提取:改进的准多介质加速边界元法","authors":"Xiren Wang, Deyan Liu, Wenjian Yu, Zeyi Wang","doi":"10.1109/ASPDAC.2004.1337684","DOIUrl":null,"url":null,"abstract":"With the deep submicron process technology used widely, fast and accurate extraction of parasitic parameters hecomes very important for VLSI designs. In this paper, a fast and accurate method is presented for 3-D interconnect resistance extraction. This method is the boundary element method accelerated by the improved Quasi-Multiple Medium (QMM) algorithm. The improvement upon QMM includes the new strategy of cutting conductors un-averagely, only calculating conductors in current paths, dividing boundary elements only in one direction if possible and using linear elements for some straight conductors. Experiments on actual layout cases show that, compared with the famous Raphael, the proposed method has a speedup of hundreds while preserving higher accuracy.","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fast and accurate extraction of 3-D interconnect resistance: improved quasi-multiple medium accelerated BEM method\",\"authors\":\"Xiren Wang, Deyan Liu, Wenjian Yu, Zeyi Wang\",\"doi\":\"10.1109/ASPDAC.2004.1337684\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With the deep submicron process technology used widely, fast and accurate extraction of parasitic parameters hecomes very important for VLSI designs. In this paper, a fast and accurate method is presented for 3-D interconnect resistance extraction. This method is the boundary element method accelerated by the improved Quasi-Multiple Medium (QMM) algorithm. The improvement upon QMM includes the new strategy of cutting conductors un-averagely, only calculating conductors in current paths, dividing boundary elements only in one direction if possible and using linear elements for some straight conductors. Experiments on actual layout cases show that, compared with the famous Raphael, the proposed method has a speedup of hundreds while preserving higher accuracy.\",\"PeriodicalId\":426349,\"journal\":{\"name\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-01-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASPDAC.2004.1337684\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASPDAC.2004.1337684","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

随着深亚微米工艺技术的广泛应用,快速准确地提取寄生参数对超大规模集成电路设计至关重要。本文提出了一种快速准确的三维互连电阻提取方法。该方法是由改进的准多重介质(QMM)算法加速的边界元法。对QMM的改进包括采用非平均切割导体的新策略,只计算电流路径上的导体,尽可能只在一个方向划分边界元,对一些直线导体使用线性元。实际布局案例实验表明,与著名的拉斐尔相比,该方法在保持较高精度的同时,速度提高了数百倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Fast and accurate extraction of 3-D interconnect resistance: improved quasi-multiple medium accelerated BEM method
With the deep submicron process technology used widely, fast and accurate extraction of parasitic parameters hecomes very important for VLSI designs. In this paper, a fast and accurate method is presented for 3-D interconnect resistance extraction. This method is the boundary element method accelerated by the improved Quasi-Multiple Medium (QMM) algorithm. The improvement upon QMM includes the new strategy of cutting conductors un-averagely, only calculating conductors in current paths, dividing boundary elements only in one direction if possible and using linear elements for some straight conductors. Experiments on actual layout cases show that, compared with the famous Raphael, the proposed method has a speedup of hundreds while preserving higher accuracy.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信