用于WLAN 802.11ac的高效率单级功率放大器，采用22nm FDSOI

2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) Pub Date : 2017-10-01 DOI:10.1109/S3S.2017.8309265

S. T. Lee, A. Bellaouar, S. Embabi

{"title":"用于WLAN 802.11ac的高效率单级功率放大器，采用22nm FDSOI","authors":"S. T. Lee, A. Bellaouar, S. Embabi","doi":"10.1109/S3S.2017.8309265","DOIUrl":null,"url":null,"abstract":"A high efficient and high gain single-stage power amplifier for WLAN 802.11ac is presented. The design uses a pseudo-differential common source amplifier with high gm/I core devices and with two cascode stages before connecting to an on-chip transformer which performs impedance transformation and also converts the differential signal into single-ended before driving the 50Q load. The gate of the last cascode device is biased by the output signal feedback through an RC filter. The design has been fabricated using 22nm FDSOI process and operates from a power supply of 2.7V. It achieves PAE of 31% and a maximum gain of 22dB. The 1dB output compression point is 25dBm and gain variation is less than 1.4dB over the frequency range of 5170–5835MHz.","PeriodicalId":333587,"journal":{"name":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A high-efficiency single-stage power amplifier for WLAN 802.11ac in 22nm FDSOI\",\"authors\":\"S. T. Lee, A. Bellaouar, S. Embabi\",\"doi\":\"10.1109/S3S.2017.8309265\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A high efficient and high gain single-stage power amplifier for WLAN 802.11ac is presented. The design uses a pseudo-differential common source amplifier with high gm/I core devices and with two cascode stages before connecting to an on-chip transformer which performs impedance transformation and also converts the differential signal into single-ended before driving the 50Q load. The gate of the last cascode device is biased by the output signal feedback through an RC filter. The design has been fabricated using 22nm FDSOI process and operates from a power supply of 2.7V. It achieves PAE of 31% and a maximum gain of 22dB. The 1dB output compression point is 25dBm and gain variation is less than 1.4dB over the frequency range of 5170–5835MHz.\",\"PeriodicalId\":333587,\"journal\":{\"name\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/S3S.2017.8309265\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2017.8309265","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种用于WLAN 802.11ac的高效高增益单级功率放大器。本设计采用高gm/I核心器件的伪差分共源放大器，在连接片上变压器之前具有两个级联编码，该级联变压器在驱动50Q负载之前进行阻抗变换并将差分信号转换为单端。最后一个级联码器件的门通过RC滤波器的输出信号反馈进行偏置。该设计采用22nm FDSOI工艺制造，电源电压为2.7V。它的PAE为31%，最大增益为22dB。在5170-5835MHz的频率范围内，1dB输出压缩点为25dBm，增益变化小于1.4dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A high-efficiency single-stage power amplifier for WLAN 802.11ac in 22nm FDSOI

A high efficient and high gain single-stage power amplifier for WLAN 802.11ac is presented. The design uses a pseudo-differential common source amplifier with high gm/I core devices and with two cascode stages before connecting to an on-chip transformer which performs impedance transformation and also converts the differential signal into single-ended before driving the 50Q load. The gate of the last cascode device is biased by the output signal feedback through an RC filter. The design has been fabricated using 22nm FDSOI process and operates from a power supply of 2.7V. It achieves PAE of 31% and a maximum gain of 22dB. The 1dB output compression point is 25dBm and gain variation is less than 1.4dB over the frequency range of 5170–5835MHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)

自引率

0.00%

发文量