一种用于ISDN应用的低压高驱动差分放大器

L. Tomasini, A. Gola, R. Castello
{"title":"一种用于ISDN应用的低压高驱动差分放大器","authors":"L. Tomasini, A. Gola, R. Castello","doi":"10.1109/ESSCIRC.1988.5468327","DOIUrl":null,"url":null,"abstract":"A CMOS differential buffer amplifier for ISDN applications is reported. The chip operates from a single 5 V power supply and can deliver a 6 Vpp 80 kHz signal into a load of 100 ohm and/or 300 pF with a THD of about 0.25 %. The circuit main feature is its PSRR which remain practically constant from de to several hundred kHz around - 75 dB for both positive and negative supplies with the common mode voltage generated ou chip. The step response at 1 % for the same loading conditions is less than 500 nsec for a step of + 1.5V and less than 1 ¿sec for a step of ++6V. By using relatively small devices at the output the amplifier occupies an area of only 1720 square mils in a 2.5 ¿m n-well CMOS technology.","PeriodicalId":197244,"journal":{"name":"ESSCIRC '88: Fourteenth European Solid-State Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A Low-Voltage High-Drive Differential Amplifier For ISDN Applications\",\"authors\":\"L. Tomasini, A. Gola, R. Castello\",\"doi\":\"10.1109/ESSCIRC.1988.5468327\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CMOS differential buffer amplifier for ISDN applications is reported. The chip operates from a single 5 V power supply and can deliver a 6 Vpp 80 kHz signal into a load of 100 ohm and/or 300 pF with a THD of about 0.25 %. The circuit main feature is its PSRR which remain practically constant from de to several hundred kHz around - 75 dB for both positive and negative supplies with the common mode voltage generated ou chip. The step response at 1 % for the same loading conditions is less than 500 nsec for a step of + 1.5V and less than 1 ¿sec for a step of ++6V. By using relatively small devices at the output the amplifier occupies an area of only 1720 square mils in a 2.5 ¿m n-well CMOS technology.\",\"PeriodicalId\":197244,\"journal\":{\"name\":\"ESSCIRC '88: Fourteenth European Solid-State Circuits Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1988-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC '88: Fourteenth European Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.1988.5468327\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC '88: Fourteenth European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1988.5468327","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

报道了一种适用于ISDN的CMOS差分缓冲放大器。该芯片使用单个5v电源,可以向100欧姆和/或300 pF的负载提供6 Vpp 80 kHz信号,THD约为0.25%。电路的主要特点是它的PSRR几乎保持恒定,从de到几百kHz左右- 75 dB的正负电源与芯片产生的共模电压。相同负载条件下,1%的阶跃响应在+ 1.5V阶跃下小于500 nsec,在++6V阶跃下小于1¿sec。通过在输出端使用相对较小的器件,在2.5 m n阱CMOS技术中,放大器仅占用1720平方密耳的面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Low-Voltage High-Drive Differential Amplifier For ISDN Applications
A CMOS differential buffer amplifier for ISDN applications is reported. The chip operates from a single 5 V power supply and can deliver a 6 Vpp 80 kHz signal into a load of 100 ohm and/or 300 pF with a THD of about 0.25 %. The circuit main feature is its PSRR which remain practically constant from de to several hundred kHz around - 75 dB for both positive and negative supplies with the common mode voltage generated ou chip. The step response at 1 % for the same loading conditions is less than 500 nsec for a step of + 1.5V and less than 1 ¿sec for a step of ++6V. By using relatively small devices at the output the amplifier occupies an area of only 1720 square mils in a 2.5 ¿m n-well CMOS technology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信