{"title":"背面嵌硅电感,采用磁层进行屏蔽和电感增强","authors":"Rongxiang Wu, Wei Li, Yong Ren, Heping Luo, Guojun Zhang","doi":"10.1109/EDSSC.2013.6628231","DOIUrl":null,"url":null,"abstract":"In this paper, a backside silicon-embedded inductor (BSEI) using a magnetic layer is proposed and studied for magnetic flux shielding and inductance enhancement. With the magnetic layer, the magnetic flux that goes under the BSEI chip is reduced by 2 to 3 times, and consequently the significant BSEI performance degradation in presence of a Cu die pad is effectively suppressed. The inductance of the BSEI is also enhanced by 30% with the magnetic layer. This makes the BSEI more promising for power supply-on-chip applications.","PeriodicalId":333267,"journal":{"name":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Backside silicon-embedded inductor using magnetic layer for shielding and inductance enhancement\",\"authors\":\"Rongxiang Wu, Wei Li, Yong Ren, Heping Luo, Guojun Zhang\",\"doi\":\"10.1109/EDSSC.2013.6628231\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a backside silicon-embedded inductor (BSEI) using a magnetic layer is proposed and studied for magnetic flux shielding and inductance enhancement. With the magnetic layer, the magnetic flux that goes under the BSEI chip is reduced by 2 to 3 times, and consequently the significant BSEI performance degradation in presence of a Cu die pad is effectively suppressed. The inductance of the BSEI is also enhanced by 30% with the magnetic layer. This makes the BSEI more promising for power supply-on-chip applications.\",\"PeriodicalId\":333267,\"journal\":{\"name\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2013.6628231\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2013.6628231","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Backside silicon-embedded inductor using magnetic layer for shielding and inductance enhancement
In this paper, a backside silicon-embedded inductor (BSEI) using a magnetic layer is proposed and studied for magnetic flux shielding and inductance enhancement. With the magnetic layer, the magnetic flux that goes under the BSEI chip is reduced by 2 to 3 times, and consequently the significant BSEI performance degradation in presence of a Cu die pad is effectively suppressed. The inductance of the BSEI is also enhanced by 30% with the magnetic layer. This makes the BSEI more promising for power supply-on-chip applications.