用于10Gb/s应用的高增益低噪声SOI CMOS通阻限制放大器

IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006 Pub Date : 2006-06-11 DOI:10.1109/RFIC.2006.1651165

F. Pera, S. Voinigescu

{"title":"用于10Gb/s应用的高增益低噪声SOI CMOS通阻限制放大器","authors":"F. Pera, S. Voinigescu","doi":"10.1109/RFIC.2006.1651165","DOIUrl":null,"url":null,"abstract":"This paper presents a low noise, high gain transimpedance-limiting amplifier (TIALA) design for 10Gb/s applications, implemented in a 0.13mum SOI CMOS technology. Powered from a single 1.5V supply and consuming 165mW, the TIALA features auto-zero DC feedback and has 25muApp input current sensitivity (an estimated -16dBm optical sensitivity) with over 40dB electrical dynamic range and 14 kOhm linear gain","PeriodicalId":194071,"journal":{"name":"IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"An SOI CMOS, high gain and low noise transimpedance-limiting amplifier for 10Gb/s applications\",\"authors\":\"F. Pera, S. Voinigescu\",\"doi\":\"10.1109/RFIC.2006.1651165\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low noise, high gain transimpedance-limiting amplifier (TIALA) design for 10Gb/s applications, implemented in a 0.13mum SOI CMOS technology. Powered from a single 1.5V supply and consuming 165mW, the TIALA features auto-zero DC feedback and has 25muApp input current sensitivity (an estimated -16dBm optical sensitivity) with over 40dB electrical dynamic range and 14 kOhm linear gain\",\"PeriodicalId\":194071,\"journal\":{\"name\":\"IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2006.1651165\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2006.1651165","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

本文提出了一种低噪声，高增益的跨阻限制放大器(TIALA)设计，用于10Gb/s应用，采用0.13 μ m SOI CMOS技术实现。TIALA由单个1.5V电源供电，功耗为165mW，具有自动归零直流反馈功能，具有25muApp输入电流灵敏度(估计为-16dBm光学灵敏度)，具有超过40dB的电动态范围和14 kOhm线性增益

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An SOI CMOS, high gain and low noise transimpedance-limiting amplifier for 10Gb/s applications

This paper presents a low noise, high gain transimpedance-limiting amplifier (TIALA) design for 10Gb/s applications, implemented in a 0.13mum SOI CMOS technology. Powered from a single 1.5V supply and consuming 165mW, the TIALA features auto-zero DC feedback and has 25muApp input current sensitivity (an estimated -16dBm optical sensitivity) with over 40dB electrical dynamic range and 14 kOhm linear gain

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006

自引率

0.00%

发文量