单n-InAs纳米线场效应晶体管:实验和模拟结果

Q. Do, K. Blekker, I. Regolin, W. Prost, F. Tegude
{"title":"单n-InAs纳米线场效应晶体管:实验和模拟结果","authors":"Q. Do, K. Blekker, I. Regolin, W. Prost, F. Tegude","doi":"10.1109/ICIPRM.2007.381206","DOIUrl":null,"url":null,"abstract":"We fabricated and characterised n-InAs nanowire field effect transistors. Nanowires were grown by metal-organic vapour-phase epitaxy (MOVPE) using the vapour-liquid-solid (VLS) growth mode. Metal-insulator field-effect transistors are fabricated using single n-InAs nanowire with a diameter of d = 50 nm as a channel and a silicon nitride gate dielectric. The gate length and gate dielectric variation are experimentally studied by means of DC output-and transfer-characteristics and is modeled using the long-channel MOSFET equations. The device properties are studied for an insulating layer thickness from 20 nm to 90 nm while the gate length is varied from 1 mum to 5 mum. The InAs nanowire field-effect transistors exhibit an excellent saturation behavior and breakdown voltage values of VBR > 3 V. The channel current divided by the diameter d of a nanowire reaches 3 A/mm. A maximum normalized transconductance gm/d > 2 S/mm at room temperature is routinely measured for devices with a gate length les 2 mum and a gate dielectric layer thickness les 30 nm. Based on Iniguez's continuous charge control model for surrounding-gate MOSFET, the device is modelled and compared to experimental data. The good agreement verifies the validity of the model and provides detailed information on transport parameters available in InAs NW.","PeriodicalId":352388,"journal":{"name":"2007 IEEE 19th International Conference on Indium Phosphide & Related Materials","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-05-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Single n-InAs Nanowire MIS-Field-Effect Transistor: Experimental and Simulation Results\",\"authors\":\"Q. Do, K. Blekker, I. Regolin, W. Prost, F. Tegude\",\"doi\":\"10.1109/ICIPRM.2007.381206\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We fabricated and characterised n-InAs nanowire field effect transistors. Nanowires were grown by metal-organic vapour-phase epitaxy (MOVPE) using the vapour-liquid-solid (VLS) growth mode. Metal-insulator field-effect transistors are fabricated using single n-InAs nanowire with a diameter of d = 50 nm as a channel and a silicon nitride gate dielectric. The gate length and gate dielectric variation are experimentally studied by means of DC output-and transfer-characteristics and is modeled using the long-channel MOSFET equations. The device properties are studied for an insulating layer thickness from 20 nm to 90 nm while the gate length is varied from 1 mum to 5 mum. The InAs nanowire field-effect transistors exhibit an excellent saturation behavior and breakdown voltage values of VBR > 3 V. The channel current divided by the diameter d of a nanowire reaches 3 A/mm. A maximum normalized transconductance gm/d > 2 S/mm at room temperature is routinely measured for devices with a gate length les 2 mum and a gate dielectric layer thickness les 30 nm. Based on Iniguez's continuous charge control model for surrounding-gate MOSFET, the device is modelled and compared to experimental data. The good agreement verifies the validity of the model and provides detailed information on transport parameters available in InAs NW.\",\"PeriodicalId\":352388,\"journal\":{\"name\":\"2007 IEEE 19th International Conference on Indium Phosphide & Related Materials\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-05-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE 19th International Conference on Indium Phosphide & Related Materials\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.2007.381206\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE 19th International Conference on Indium Phosphide & Related Materials","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.2007.381206","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

我们制作并表征了n-InAs纳米线场效应晶体管。采用气-液-固(VLS)生长方式,采用金属-有机气相外延(MOVPE)生长纳米线。采用直径为d = 50 nm的单n-InAs纳米线作为沟道和氮化硅栅极介质制备了金属绝缘体场效应晶体管。通过直流输出和转移特性对栅极长度和栅极介电变化进行了实验研究,并利用长通道MOSFET方程进行了建模。研究了绝缘层厚度为20 ~ 90 nm,栅极长度为1 ~ 5 μ m时器件的性能。InAs纳米线场效应晶体管具有优异的饱和性能,击穿电压值为VBR > 3 V。通道电流除以纳米线直径d达到3a /mm。对于栅极长度小于2 μ m,栅极介电层厚度小于30 nm的器件,通常在室温下测量最大归一化跨导gm/d > 2 S/mm。基于Iniguez的环栅MOSFET连续电荷控制模型,对器件进行了建模,并与实验数据进行了对比。良好的一致性验证了模型的有效性,并提供了西北地区可用的运输参数的详细信息。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Single n-InAs Nanowire MIS-Field-Effect Transistor: Experimental and Simulation Results
We fabricated and characterised n-InAs nanowire field effect transistors. Nanowires were grown by metal-organic vapour-phase epitaxy (MOVPE) using the vapour-liquid-solid (VLS) growth mode. Metal-insulator field-effect transistors are fabricated using single n-InAs nanowire with a diameter of d = 50 nm as a channel and a silicon nitride gate dielectric. The gate length and gate dielectric variation are experimentally studied by means of DC output-and transfer-characteristics and is modeled using the long-channel MOSFET equations. The device properties are studied for an insulating layer thickness from 20 nm to 90 nm while the gate length is varied from 1 mum to 5 mum. The InAs nanowire field-effect transistors exhibit an excellent saturation behavior and breakdown voltage values of VBR > 3 V. The channel current divided by the diameter d of a nanowire reaches 3 A/mm. A maximum normalized transconductance gm/d > 2 S/mm at room temperature is routinely measured for devices with a gate length les 2 mum and a gate dielectric layer thickness les 30 nm. Based on Iniguez's continuous charge control model for surrounding-gate MOSFET, the device is modelled and compared to experimental data. The good agreement verifies the validity of the model and provides detailed information on transport parameters available in InAs NW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信